Teh, Wee Meng (2014) Software-based self-testing for a risc processor. Masters thesis, Universiti Teknologi Malaysia, Faculty of Electrical Engineering.
|
PDF
334kB |
Official URL: http://dms.library.utm.my:8080/vital/access/manage...
Abstract
Software-based self-testing (SBST) has been touted as the effective way to test the processors effectively, with reasonable test coverage, plus the advantages of at-speed testing, and without performance degradation in terms of area and power. Previous work has been done on combining SBST with partial scan logic insertion at Register Transfer Language (RTL) level for a 16-bit RISC processor design. In this project, focus will be done on test coverage improvement without the use of scan logic.
| Item Type: | Thesis (Masters) |
|---|---|
| Additional Information: | Thesis (Sarjana Kejuruteraan (Elektrik - Komputer dan Sistem Mikroelektronik)) - Universiti Teknologi Malaysia, 2014 |
| Subjects: | Q Science > QA Mathematics > QA76 Computer software |
| Divisions: | Electrical Engineering |
| ID Code: | 48617 |
| Deposited By: | Haliza Zainal |
| Deposited On: | 15 Oct 2015 01:09 |
| Last Modified: | 02 Mar 2020 07:24 |
Repository Staff Only: item control page
