Kamisian, Izam and Ibrahim, Muhamad Faisal and A'ain, Abu Khari and Lee, Yuen Tat and Tan, Terrence Huat Hin (2008) Gate leakage logic detection for analog CMOS circuit. In: Advances In Microelectronics. Penerbit UTM, Skudai, Johor Bahru, pp. 38-57. ISBN 978-983-52-0654-2
![]() |
PDF (Fulltext)
726kB |
Abstract
In micron technology node, Igate is not a big issue to circuit designer due to its negligible value. But in deep submicron technology node, Igate is one of the major and dominant leakage components. Igate is also reacts to process variation. As this issue arise, circuit designer need to aware the impact of Igate towards their design. In addition the ability to observe the Igate level is more desirable. The variation in Igate is most sensitive to oxide thickness, TOX, due to their exponential relationship (Mukhopadhyay and Roy, 2003). It will rise by the factor of 4,000 from 90 nm to 50 nm node (Helms, Schmidt and Nebel, 2004). TOX tends to vary from one process corner to another, resulted in the variation in Igate. In digital circuit, Igate will contribute to increase off state power consumption. In contrast, for analog circuit, simple current mirror with large ratio will suffer on unexpected output current due to the leakage path from gate to ground.
Item Type: | Book Section |
---|---|
Subjects: | T Technology > TK Electrical engineering. Electronics Nuclear engineering |
Divisions: | Electrical Engineering |
ID Code: | 31033 |
Deposited By: | Liza Porijo |
Deposited On: | 02 May 2013 02:46 |
Last Modified: | 03 Aug 2017 00:36 |
Repository Staff Only: item control page