Universiti Teknologi Malaysia Institutional Repository

Single phase asymmetrical multilevel inverter topology with reduced device count

Arif, M. Saad (2022) Single phase asymmetrical multilevel inverter topology with reduced device count. PhD thesis, Universiti Teknologi Malaysia, Faculty of Engineering - School of Electrical Engineering.

[img] PDF
145kB

Official URL: http://dms.library.utm.my:8080/vital/access/manage...

Abstract

Multilevel Inverters (MLIs) are vital components for medium voltage and high-power applications. However, the number of components will increase with increased output voltage levels. It leads to high power losses. In this thesis, a new single-phase asymmetrical multilevel inverter topology used for medium and high voltage applications is proposed. The topology is capable of producing n-level output voltage with reduced device counts. It is achieved by arranging available switches and direct current (dc)-sources to obtain the maximum combinations of addition and subtraction of the input dc-sources. A comprehensive literature review has been carried out, and the proposed topology is compared with the topologies available in the literature. Comparison based on the number of switches utilized, the number of dc sources used, and the total number of devices is made. To verify the viability of the proposed topology, circuit models for 9-level, 25-level, and 67-level inverters are developed and simulated in Matlab-Simulink software first. Voltage and current waveforms and THD for resistive and inductive loads are obtained from the simulation model and validated with the experimental setup. Experimental results of the proposed inverter prototype for 9-level and 25-level output, developed in the laboratory, are presented. A low-frequency and high-frequency switching strategy for the proposed inverter topology are also presented in this work. Thermal modelling of the proposed topology is done in PLECS software, and detailed loss analysis for 9-level as well as 25-level topologies is carried out. The fundamental topology utilizes 9 switches with a total standing voltage (TSV) of 6.75 per unit while the 25-level topology structure has 12 switches with the TSV of 6.92 per unit only. Comparison with the other multilevel topologies shows that the proposed circuit requires fewer power switches and dc-sources to produce the same output levels. Due to the low switching frequency requirement, the proposed topology is applicable for high and medium voltage applications, resulting in lower switching losses.

Item Type:Thesis (PhD)
Uncontrolled Keywords:Multilevel Inverters (MLIs), Matlab-Simulink, asymmetrical multilevel inverter topology
Subjects:T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions:Faculty of Engineering - School of Electrical
ID Code:101913
Deposited By: Yanti Mohd Shah
Deposited On:22 Jul 2023 03:58
Last Modified:22 Jul 2023 03:58

Repository Staff Only: item control page