Hamzah, Afiq and Alias, N. Ezaila and Ismail, Razali (2018) Low-voltage high-speed programming gate-all-around floating gate memory cell with tunnel barrier engineering. Japanese Journal of Applied Physics, 57 (6). 06KC00-06KC01. ISSN 0021-4922
Full text not available from this repository.
Official URL: http://dx.doi.org/10.7567/JJAP.57.06KC02
Abstract
The aim of this study is to investigate the memory performances of gate-all-around floating gate (GAA-FG) memory cell implementing engineered tunnel barrier concept of variable oxide thickness (VARIOT) of low-k/high-k for several high-k (i.e., Si3N4, Al2O3, HfO2, and ZrO2) with low-k SiO2 using three-dimensional (3D) simulator Silvaco ATLAS. The simulation work is conducted by initially determining the optimized thickness of low-k/ high-k barrier-stacked and extracting their Fowler–Nordheim (FN) coefficients. Based on the optimized parameters the device performances of GAA-FG for fast program operation and data retention are assessed using benchmark set by 6 and 8 nm SiO2 tunnel layer respectively. The programming speed has been improved and wide memory window with 30% increment from conventional SiO2 has been obtained using SiO2/ Al2O3 tunnel layer due to its thin low-k dielectric thickness. Furthermore, given its high band edges only 1% of charge-loss is expected after 10 years of %3.6/3.6V gate stress.
Item Type: | Article |
---|---|
Uncontrolled Keywords: | floating gate, tunnel barrier |
Subjects: | T Technology > TK Electrical engineering. Electronics Nuclear engineering |
Divisions: | Electrical Engineering |
ID Code: | 84855 |
Deposited By: | Widya Wahid |
Deposited On: | 29 Feb 2020 12:36 |
Last Modified: | 29 Feb 2020 12:36 |
Repository Staff Only: item control page