Universiti Teknologi Malaysia Institutional Repository

Algorithm to convert programmable logic controller Ladder Logic Diagram models to Petri Net models

Aspar, Z. and Shaikh-Husin, N. and Khalil-Hani, M. (2016) Algorithm to convert programmable logic controller Ladder Logic Diagram models to Petri Net models. In: IEEE Student Conference on Research and Development, SCOReD 2015, 13 December 2015 through 14 December 2015, Kuala Lumpur; Malaysia.

Full text not available from this repository.

Official URL: https://www.scopus.com/inward/record.uri?eid=2-s2....

Abstract

Petri Nets (PN) modeling has been proposed as an alternative to Ladder Logic Diagram (LLD) modeling to program complex programmable logic controllers (PLCs) due to its high level of abstraction and functionalities. Due to design legacy, existing LLD models are converted to PN models. This paper proposes a new algorithm to efficiently convert existing LLD models to their PN models equivalences. The algorithm can also be used even if there is no existing LLD model to be analyzed. Several actual LLD models have been tested to show the efficiency of the new algorithm compared to existing conversion algorithms. The generated PN models show that the new algorithm is 13.3% to 74.3% more efficient compared to existing LLD-to-PN conversion techniques.

Item Type:Conference or Workshop Item (Paper)
Uncontrolled Keywords:Conversion, Ladder Logic Diagram, Petri Net, Programmable Logic Controller (PLC)
Subjects:T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions:Electrical Engineering
ID Code:73292
Deposited By: Muhammad Atiff Mahussain
Deposited On:21 Nov 2017 08:17
Last Modified:21 Nov 2017 08:17

Repository Staff Only: item control page