Universiti Teknologi Malaysia Institutional Repository

A hardware/software co-design architecture of canny edge detection

Haghi, Abbas and Sheikh, Usman Ullah and Marsono, Muhammad Nadzir (2012) A hardware/software co-design architecture of canny edge detection. Proceedings of International Conference on Computational Intelligence, Modelling and Simulation . pp. 214-219. ISSN 2166-8523

Full text not available from this repository.

Official URL: http://dx.doi.org/10.1109/CIMSim.2012.18

Abstract

The Canny edge detection algorithm has been widely used in image processing and computer vision applications. This algorithm is complex since it requires successive computationally-heavy stages such as smoothing, computing gradient, thinning and thresholding. These steps contain many functions based on multiplications, divisions and arc tan. Hence, processing high quality images using programmable processors such as digital signal processors is slow, multiple processing elements are required. For custom architecture, to efficiently use the hardware resources and improve the processing throughput, some hardware features like pipelining must be employed. This paper proposes a hardware/software co-design architecture which speeds up Canny processing time by 19 times compared to the software implementation. Targeted for NiosII system on Altera FPGA (Field Programmable Gate Array) platform, the co-design provides a balance between hardware acceleration and software reprogram ability.

Item Type:Article
Uncontrolled Keywords:Computational intelligence, modelling, simulation
Subjects:Q Science
Divisions:Electrical Engineering
ID Code:46486
Deposited By: Haliza Zainal
Deposited On:22 Jun 2015 13:56
Last Modified:11 Sep 2017 15:33

Repository Staff Only: item control page