Universiti Teknologi Malaysia Institutional Repository

A network-on-chip simulation framework for homogeneous multi-processor system-on-chip

Hau, Yuan Wen and Marsono, Muhammad Nadzir and Chia, Yee Ooi and Hani, M. Khalil (2011) A network-on-chip simulation framework for homogeneous multi-processor system-on-chip. In: The 9th International Conference On Asic (Asicon 2011), 25-28 Oct, 2011, Xiamen, China.

Full text not available from this repository.

Official URL: http://ieeexplore.ieee.org/xpl/articleDetails.jsp?...


This paper presents a Network-on-Chip (NoC) simulation framework at the Electronic System Level (ESL) design abstraction based on SystemC. The proposed ESL NoC framework extends the NIRGAM NoC simulator by integrating ARM Instruction Set Simulator (ISS) as its application Intellectual Property (IP) cores. This enables the modelling of complex homogeneous Multi-Processor System-on-Chip (MPSoC) by simulating the behaviour of embedded cores using ISSs attached to NoC tiles. The actual traffic patterns are extracted according to the target application for NoC performance analysis. In this paper, we describe the development of the extended NoC framework which includes the definitions of synchronization and data communication protocol, interprocess communication module, network interface architecture design, and device driver. Experimental result shows that the extended platform enables early NoC-based MPSoC system functionality estimation and provides NoC performance analysis with higher accuracy by considering the actual traffic trace according to the target application.

Item Type:Conference or Workshop Item (Paper)
Uncontrolled Keywords:multi-processor system-on-chip
Subjects:T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions:Biosciences and Medical Engineering
ID Code:45487
Deposited By: Haliza Zainal
Deposited On:10 Jun 2015 11:00
Last Modified:31 Jan 2017 15:11

Repository Staff Only: item control page