Universiti Teknologi Malaysia Institutional Repository

Very large scale integrated circuit (VLSI) of a neurohardware processor implementing the kohonen neural network algorithm

Rajah, Avinash (2005) Very large scale integrated circuit (VLSI) of a neurohardware processor implementing the kohonen neural network algorithm. Masters thesis, Universiti Teknologi Malaysia, Faculty of Electrical Engineering.


Official URL: http://dms.library.utm.my:8080/vital/access/manage...


As artificial neural networks continue to gain popularity in the domain of pattern recognition, there have been growing demands for these models to be executed at high-speeds. Thus, to cater to this need, the VLSI design and implementation of a neurohardware for high-speed pattern recognition is proposed in this research. The UTM-Neuroprocessor implements the Kohonen Neural Network for pattern classification. High-speed pattern classification by the neural paradigm is achieved through massively parallel execution based on the neuron-parallel processing approach. For proof of concept purposes, a 10x10 UTM-Neuroprocessor, which implements a 10x10 Kohonen network, was developed in this work. The design and rapid FPGA prototyping of the neuroprocessor was achieved using VHDL and the Altera Nios embedded system development kit. The FPGA-based prototype of the 10x10 UTM-Neuroprocessor is able to function at a frequency of 100 MHz and delivers performances up to 5.079 GCPS and 2.285 GCUPS. Software components, including a VB-based GUI, were also developed to allow execution of pattern recognition applications on the UTM-Neuroprocessor. For efficient VLSI implementation of the UTM-Neuroprocessor, the combined FPGA-VLSI approach was proposed. Correspondingly, the VLSI design of a 2x2 array computation engine, termed the Array_2x2 microchip, was developed in the AMI 0.5µm process technology and fabricated at the Europractice IC foundry. The fabricated Array_2x2 microchip can be applied to produce a 2x2 UTM-Neuroprocessor, in the combined FPGA-VLSI implementation approach. The design consumes an area of 16.9 mm2 on silicon and is encapsulated in 84-pin PGA package. SPICE simulations of the Array_2x2 design proved functionality at an operating frequency of 90 MHz. The microchip is able to deliver performances of up to 169.41 MCPS and 75.78 MCUPS MCUPS for a 2x2 UTM-Neuroprocessor.

Item Type:Thesis (Masters)
Additional Information:Thesis (Sarjana Kejuruteraan (Elektrik)) - Universiti Teknologi Malaysia, 2005
Uncontrolled Keywords:neural paradigm
Divisions:Electrical Engineering
ID Code:35027
Deposited By: Kamariah Mohamed Jong
Deposited On:15 Jun 2017 02:36
Last Modified:11 Oct 2017 06:20

Repository Staff Only: item control page