

MODELLING AND SIMULATION OF HETEROMATERIAL DUAL-GATE
DOPINGLESS TFET (HTDGDL-TFET) AND ITS APPLICATION AS DIGITAL
INVERTER

TEOH WEI TING

UNIVERSITI TEKNOLOGI MALAYSIA

MODELLING AND SIMULATION OF HETEROMATERIAL DUAL-GATE
DOPINGLESS TFET (HTDGDL-TFET) AND ITS APPLICATION AS DIGITAL
INVERTER

TEOH WEI TING

A project report submitted in partial fulfilment of the
requirements for the award of the degree of
Master of Electrical Engineering (Computer and Microelectronics Systems)

School of Electrical Engineering
Faculty of Engineering
Universiti Teknologi Malaysia

JULY 2022

DEDICATION

To my beloved father, mother, and family.

ACKNOWLEDGEMENT

I would like to express my sincere appreciation and gratitude to all those who have either directly or indirectly helped me throughout this final year project. Firstly, I would like to give special thank to my supervisor, Ts. Dr. Suhana Binti Mohamed Sultan for giving me continuous guidance & advice throughout this project. With her guidance and advice, most of the issue & roadblocks have been overcome and solved.

Another person that I would like to thank is my company, Intel Microelectronic Sdn. Bhd. which is also my sponsor for this Master program, for providing me this opportunity and fund. Next, thanks to my manager and my colleagues for their understanding and support so that I manage to complete my project report on time.

Last but not least, I would like to thank my beloved mother, father and my siblings for the continuous encouragement and fully support throughout this project.

ABSTRACT

Tunnel Field -Effect Transistor (TFET) has been known as one of the promising devices which will be replacing Conventional Metal Oxide Semiconductor Field-Effect Transistor (MOSFET) as a future low-power and high-speed logic application. This is because as the size of MOSFET reduce decade by decade, to achieve better speed and lower power, and currently moving towards the nanometer regime, has leads to the limitation of the performance of MOSFET. These few bottlenecks such as increasing of leakage current, Short Channel Effects (SCEs) and complexity in device fabrication have been faced while scaling down the size of MOSFET. Therefore, TFET which work on principle of tunnelling phenomenon has been proposed as one of the devices to replace MOSFET which work on the principle of thermionic emission that limits the device's sub-threshold swing to 60mV/decade. TFET has various of features such as immunity from most of the Short Channel Effects, lower leakage current, lower sub-threshold swing which is below 60mV/dec, lower threshold voltage and higher OFF current over ON current ratio. However, there are also some drawbacks for TFET such as complexity of fabrication process in doped TFET which cause various defects. These can be overcome by using dopingless technique. This technique helps in producing defects-less and more economical devices. Another drawback would be TFET exhibits lower ON state current. Heteromaterial TFET can be used to solve the low Ion issue. To have a better controllability of heteromaterial TFET channel, dual gate is proposed. Sub-threshold swing (SS) is one of the important parameters to determine a device performance. By lowering the SS, the device performance will be better in term of lower leakage current, better Ion/Ioff ratio and lesser energy. There are 3 objectives for this project: To model and simulate Heteromaterial Dual-gate Dopingless TFET (HTDGDL-TFET). To compare the performance of TFET between Ge, Si and GaAs as Source region material. To apply the HTDGDL-TFET as a Digital Inverter. This project will be simulated using Silvaco TCAD tool. Single-Gate and Double-Gate HTDL-TFET has been successfully modelled. 4 simulation test cases have been done for this project to select the best structure of proposed TFET. Several important parameters such as V_{th} , SS, I_{on} , I_{off} and I_{on}/I_{off} ratio are used to measure the performance of TFET. Among all of the 4 test cases, the best TFET structure is with Ge as source region material, source and drain region carrier concentration of $1 \times 10^{19} \text{ cm}^{-3}$ and channel carrier concentration of $1 \times 10^{17} \text{ cm}^{-3}$ and dopingless. This is because the device shows V_{th} value of 0.97V, SS value of 15mV/dec, and I_{on}/I_{off} ratio of 7×10^{11} . The propagation delay for designed TFET inverter is 75 times shorter than the inverter from [21] and is 29 times shorter than the market inverter [SN74AUC1G14DBVR]. Some future works also have been suggested in this thesis.

ABSTRAK

Transistor Kesan Medan Terowong (TFET) telah dikenali sebagai salah satu peranti menjanjikan yang akan menggantikan Transistor Kesan Medan Semikonduktor Oksida Logam Konvensional (MOSFET) sebagai aplikasi logik berkuasa rendah dan berkelajuan tinggi pada masa hadapan. Ini kerana apabila saiz MOSFET mengurangkan dekad demi dekad, untuk mencapai kelajuan yang lebih baik dan kuasa yang lebih rendah, dan kini bergerak ke arah rejim nanometer, telah membawa kepada pengehadan prestasi MOSFET. Beberapa kesesakan ini seperti peningkatan arus kebocoran, Kesan Saluran Pendek (SCE) dan kerumitan dalam fabrikasi peranti telah dihadapi sambil mengecilkan saiz MOSFET. Oleh itu, TFET yang berfungsi pada prinsip fenomena terowong telah dicadangkan sebagai salah satu peranti untuk menggantikan MOSFET yang berfungsi berdasarkan prinsip pelepasan termionik yang akan mengehadkan sub-ambang buai peranti kepada 60mV/dekad. TFET mempunyai pelbagai ciri seperti imuniti daripada kebanyakan Kesan Saluran Pendek, arus bocor yang lebih rendah, sub-ambang buai yang lebih rendah iaitu di bawah 60mV/dis, voltan ambang yang lebih rendah dan arus OFF yang lebih tinggi berbanding nisbah arus ON. Namun begitu, terdapat juga beberapa kelemahan bagi TFET seperti kerumitan proses fabrikasi dalam TFET doped yang menyebabkan pelbagai kecacatan, ini boleh diatasi dengan menggunakan teknik tanpa doping. Teknik ini membantu dalam menghasilkan peranti yang kurang kecacatan dan lebih menjimatkan. Kelemahan lain ialah TFET mempunyai arus keadaan ON yang lebih rendah. TFET Heteromaterial boleh digunakan untuk menyelesaikan isu Ion rendah. Untuk mempunyai kebolehkawalan saluran TFET heteromaterial yang lebih baik, dwi gerbang dicadangkan. Sub-ambang buai (SS) ialah salah satu parameter penting untuk menentukan prestasi peranti. Dengan menurunkan SS, prestasi peranti akan menjadi lebih baik dari segi arus bocor yang lebih rendah, nisbah Ion/Ioff yang lebih baik dan tenaga yang lebih rendah. Terdapat 3 objektif untuk projek ini: Untuk memodelkan dan mensimulasikan TFET Heteromaterial Dual-pintu Tanpa Doping (HTDGDL-TFET). Untuk membandingkan prestasi TFET antara Ge, Si dan GaAs sebagai bahan rantau Sumber. Untuk menggunakan HTDGDL-TFET sebagai Penyongsang Digital. Projek ini akan disimulasikan menggunakan alat Silvaco TCAD. Satu-Pintu dan Dual-Pintu HTDL-TFET telah berjaya dimodelkan. 4 kes ujian simulasi telah dilakukan untuk projek ini untuk memilih struktur terbaik TFET yang dicadangkan. Beberapa parameter penting seperti nisbah V_{th} , SS, Ion, Ioff dan Ion/Ioff digunakan untuk mengukur prestasi TFET. Di antara kesemua 4 kes ujian, struktur TFET terbaik ialah dengan Ge sebagai bahan kawasan sumber, kepekatan pembawa kawasan sumber dan longkang sebanyak $1 \times 10^{19} \text{ cm}^{-3}$ dan kepekatan pembawa saluran $1 \times 10^{17} \text{ cm}^{-3}$ dan tanpa doping. Ini kerana peranti menunjukkan nilai V_{th} 0.97V, nilai SS 15mV/dec, dan nisbah Ion/Ioff 7×10^{11} . Kelewatan perambatan untuk penyongsang TFET yang direka adalah 83.8ps iaitu kira-kira 75 kali lebih pantas daripada penyongsang dari [21] dan 29 kali lebih pantas daripada penyongsang pasaran [SN74AUC1G14DBVR]. Beberapa karya akan datang juga telah dicadangkan dalam tesis ini.

TABLE OF CONTENTS

	TITLE	PAGE
	DECLARATION	iii
	DEDICATION	iv
	ACKNOWLEDGEMENT	v
	ABSTRACT	vi
	ABSTRAK	vii
	TABLE OF CONTENTS	viii
	LIST OF TABLES	xi
	LIST OF FIGURES	xii
	LIST OF ABBREVIATIONS	xiv
	LIST OF SYMBOLS	xv
	LIST OF APPENDICES	xvi
CHAPTER 1	INTRODUCTION	1
1.1	Problem Background	1
1.2	Problem Statement	3
1.3	Research Objectives	3
1.4	Motivation	4
1.5	Research Scopes	4
CHAPTER 2	LITERATURE REVIEW	5
2.1	Introduction	5
2.2	Doped-Based and Dopingless TFET	5
2.3	Single Gate and Double Gate TFET	7
2.4	Heteromaterial Channel	9
2.5	Comparison of Several Reference Paper	12
2.6	Summary of Literature Review	13
2.7	Research Gap	14

CHAPTER 3	RESEARCH METHODOLOGY	15
3.1	Introduction	15
3.2	Project Flow	15
3.3	Proposed Structure and Its Dimensions	16
3.4	Resistive Load Inverter Circuit	17
3.5	Measurement of Important Parameters	18
3.5.1	Measurement for Threshold Voltage (V_{th})	19
3.5.2	Measurement for Sub-threshold Swing (SS)	20
3.5.3	Measurement for ON & OFF State Current (I_{on} & I_{off})	20
3.5.4	Measurement for Propagation Delay (tp_{HL} , tp_{LH} & tp)	21
3.6	Tools and Platforms	22
3.6.1	Device Simulation (Atlas)	23
3.6.2	Inverter Simulation (Atlas)	24
3.6.3	Main Physical Model for Simulation	25
3.7	INFile code for proposed structure & inverter circuit	26
3.7.1	Define Device Structure	26
3.7.2	Id-Vg Graph	27
3.7.3	Inverter Circuit Description	28
3.7.4	DC & Transient Switching Curve	29
3.8	Chapter Summary	30
CHAPTER 4	RESULTS AND DISCUSSION	31
4.1	Introduction	31
4.2	Simulation Structure for Single-Gate & Double-Gate TFET	31
4.3	Simulation Test Case	33
4.3.1	Comparison of 3 Materials as Source Region Material	33
4.3.2	Comparison of Carrier Concentration at Source, Channel and Drain Region	35
4.3.3	Comparison of Dopingless and Doped-based TFET	36

4.3.4	Simulate HTDGDL-TFET as Resistive Load Inverter	39
4.4	Chapter Summary	41
CHAPTER 5	CONCLUSION AND RECOMMENDATIONS	43
5.1	Conclusion	43
5.2	Future Works	44
REFERENCES		46
APPENDIX		49

LIST OF TABLES

TABLE NO.	TITLE	PAGE
Table 2.1	Result comparison between basic and heterojunction InGaAs DL-TFET.	10
Table 2.2	Table of summary of researched paper that focus on the TFET.	12
Table 3.1	Proposed structure dimensions used for device simulation	17
Table 4.1	Summary of result for comparison of 3 materials as source region material	33
Table 4.2	Summary of output result for comparison of Carrier Concentration at source, channel and drain Region	35
Table 4.3	Summary of output result for comparison of Dopingless and Doped-based TFET	37
Table 4.4	Summary of comparison between output result for simulated resistive load inverter and Market inverter	39

LIST OF FIGURES

FIGURE NO.	TITLE	PAGE
Figure 1.1	Structure and energy band diagram of (a) MOSFET (b) TFET [28]	2
Figure 2.1	General structure for the TFET which (a) is single-gate TFET and (b) is Double-gate TFET [8].	6
Figure 2.2	Conventional Dopingless TFET [8]	7
Figure 2.3	Single Gate TFET [12]	8
Figure 2.4	Schematic diagram for the single gate TFET [13].	8
Figure 2.5	Single TFET based on the capacitance modelling [14].	8
Figure 2.6	Double Gate TFET structure [16].	9
Figure 2.7	Structure of (a) Basic DL-TFET (b) Heterojunction InGaAs DL-TFET [4]	10
Figure 2.8	Different materials as the source of the DG-TFET [9].	11
Figure 2.9	Simulation Result from [9].	11
Figure 2.10	Using proposed material for the DL-TFET.	12
Figure 3.1	Project Flow	16
Figure 3.2	HTDGDL-TFET structure with all the defined parameters	17
Figure 3.3	Resistive Load Inverter Circuit as digital inverter	18
Figure 3.4	Show the linear extrapolation method to measure the V_{th} . [22]	19
Figure 3.5	Measurement of SS in IV characteristics graph	20
Figure 3.6	The I_{on} and I_{off} measurement. [24]	21
Figure 3.7	Showing how the parameter that need to calculate the propagation delay [23].	22
Figure 3.8	Three main parts of Silvaco TCAD simulation tool [25]	23
Figure 3.9	Device Simulation flow for Atlas	24
Figure 3.10	Inverter Simulation flow for Atlas	25
Figure 3.11	Part of INFile code to define regions.	26

Figure 3.12	Part of INFile code to define electrodes	27
Figure 3.13	Part of INFile code to plot Id-Vg Graph	27
Figure 3.14	Circuit Description for Resistive Load Inverter	28
Figure 3.15	Resistive Load Inverter circuit drawn using LTspice for easier visualization	28
Figure 3.16	Part of INFile code to plot DC Curve	29
Figure 3.17	Part of INFile code to plot transient switching curve	29
Figure 4.1	All the terminals and body are assigned to the proposed materials (a) Single-Gate HTDL-TFET (b) Double-Gate HTDL-TFET	32
Figure 4.2	Id-Vg Graph for comparison of 3 materials as Source Region Material (a) Linear scale (b) Log scale	34
Figure 4.3	Id-Vg Graph for comparison of Carrier Concentration at Source, Channel and Drain Region (a) Linear scale (b) Log scale	36
Figure 4.4	Id-Vg Graph for comparison of Dopingless and Doped-based TFET (a) Linear scale (b) Log scale	38
Figure 4.5	DC curve for resistive load inverter	40
Figure 4.6	Transient switching curve for resistive load inverter	40
Figure 5.1	Active Load Inverter circuit	44

LIST OF ABBREVIATIONS

TCAD	-	Technology Computer-Aided Design
SS	-	Sub-threshold Swing
MOSFET	-	Metal Oxide Semiconductor Field-Effect Transistor
TFET	-	Tunnel Field-Effect Transistor
IC	-	Integrated Circuit
SCE	-	Short Channel Effects
UTM	-	Universiti Teknologi Malaysia
RDF	-	Random Dopant Fluctuation
2D	-	Two Dimensional
3D	-	Three Dimensional
BTBT	-	Band-to-band Tunneling
SG-TFET	-	Single Gate TFET
DG-TFET	-	Double Gate TFET

LIST OF SYMBOLS

ϕ_B	-	Schottky barrier height
N	-	Surface doping concentration
ϵ_s	-	Dielectric constant
m	-	Electron mass
h	-	Planck's constant
ϕ	-	Metal workfunction
ΔV	-	Change of voltage

LIST OF APPENDICES

APPENDIX	TITLE	PAGE
Appendix A	INfile code for proposed TFET structure and resistive load inverter	49

CHAPTER 1

INTRODUCTION

1.1 Problem Background

Since 1960s, Metal Oxide Semiconductor Field-Effect Transistor (MOSFET) has been widely used as a low power and high-speed logic application. Size of MOSFET also has been minimizing over half decade of century in the past and currently moving towards to nanometer regime. The continuous size reduction of MOSFET has helped in building faster IC which consumed lower power as compared to larger size MOSFET.

In nanometer regime, besides the bright side which MOSFET able to include large amount of functionality in Integrated Circuit [IC], it also leads to several downside. Due to the continuous reduction of MOSFET size until nanometer, it leads to limitation of the performance of MOSFET and faces several bottlenecks. Increasing of leakage current is one of the bottlenecks that have been faced in reduction of MOSFET size. Various Short Channel Effects (SCE) and complexity of device fabrication process has become more obvious when MOSFET come to nanometer size. Besides that, the power dissipation has also been increasing when scaling down the size of MOSFET.

Tunnel Field-Effect Transistor (TFET) which works on principle of tunneling phenomenon has been proposed as one of the devices to replace MOSFET which work on principle of the thermionic emission. This is because TFET has numerous features or advantages that can overcome the bottlenecks that are faced in MOSFET. For example, TFET has immunity from SCEs, have low leakage current, low threshold voltage, low Sub-threshold Swing (SS) that is below 60mV/dec and it also have high

ON current over OFF current ratio $\left(\frac{I_{on}}{I_{off}}\right)$. Besides the advantages of TFET, there are also some drawbacks for TFET such as fabrication process is complex in doped TFET which will cause various defects, and it also have low ON state current.

Figure 1.1 shows the structure of MOSFET and TFET and each of their corresponding energy band diagram. By comparing the structure of MOSFET and TFET, MOSFET is N-type – P-type – N-type (N-P-N) whereas TFET is P-type – Intrinsic – N-type (P-I-N). Then from energy band diagram, MOSFET is using Thermionic Emission principle whereas TFET is using Band-to-Band Tunneling principle.




Figure 1.1 Structure and energy band diagram of (a) MOSFET (b) TFET [28]

Sub-threshold Swing (SS) is one of the important parameters to determine the performance of an FET. A low Sub-threshold Swing value indicates the device having low leakage current, better $\frac{I_{on}}{I_{off}}$, and have lesser energy. Therefore, it is important to characterize the SS properties of a device.

1.2 Problem Statement

As mentioned in previous chapter “Problem Background”, there are some drawbacks of TFET. One of the drawbacks of TFET is the complexity of fabrication process in doped TFET. This leads to various defects to occur in the device and also will cause the cost of the device to increase. This drawback can be overcome by using dopingless technique. This technique has a simpler fabrication process which can help in producing more economical and defect-less devices. Besides that, another drawback of TFET is low ON state current. This issue can be solved by using heteromaterial TFET.

Another problem statement is, according to [9], material used in heteromaterial TFET will affect the performance of TFET. With smaller bandgap material in source region, the Band-to-Band Tunnelling efficiency will be higher, which will help to improve the performance of TFET.

In addition, most of the studies in TFET are only on device level and it is rarely on circuit / logic level. Therefore, this causes the circuit performance of TFET hard to be analyzed.

1.3 Research Objectives

The objectives of the research are:

- (a) To model and simulate Heteromaterial Dual-gate Dopingless TFET (HTDGDL-TFET) in TCAD simulation tool.
- (b) To compare the performance of TFET between Ge, Si and GaAs as Source region material.
- (c) To apply the HTDGDL-TFET as a digital inverter.

1.4 Motivation

Most of the studies which related to TFET are only in one aspect for example either in dopingless TFET, or Dual-gate TFET. Rarely the studies are in Heteromaterial Dual-gate Dopingless TFET. Besides, by comparing different source region material in TFET, the effect of the performance of TFET due to will be affected by the different material can be determined. Last but not least, circuit performance of TFET is hard to be analyzed if it is only on logic level. So, the proposed design will be applied as a Digital Inverter to analyze its circuit performance.

1.5 Research Scopes

Study of Tunnel Field Effect Transistor includes a very huge field of study. There are many types of TFET such as Vertical TFET, Feedback TFET, Heterojunction TFET, Dopingless TFET, Junctionless TFET and so on. Nevertheless, this project will only be focus on Heteromaterial Dual-Gate Dopingless TFET.

Below are the scopes for this project:

1. This project will focus on modelling and simulating Heteromaterial Dual-gate Dopingless TFET (HTDGDL-TFET).
2. Germanium, Ge, Silicon, Si and Gallium Arsenide, GaAs will be used and compare as material in source region.
3. Parameters which will be compared are Threshold voltage (V_{th}), Sub-threshold Swing (SS), On state Current (I_{on}), Off state Current (I_{off}) and I_{on} over I_{off} ratio.
4. The proposed structure is applied as a digital inverter and its circuit performance which are propagation delay (t_p), t_{pHL} , t_{pLH} are analysed.
5. This project will be modelled and simulated using Silvaco TCAD Tool.

REFERENCES

- [1] N. Kumar and A. Raman, "Low voltage charge-plasma based dopingless Tunnel Field Effect Transistor: analysis and optimization," *Microsystem Technologies*, pp. 1343-1350, 2020.
- [2] R. Dutta and S. K. Sarkar, "Analytical Modeling and Simulation-Based Optimization of Broken Gate TFET Structure for Low Power Applications," *IEEE TRANSACTIONS ON ELECTRON DEVICES*, vol. 66, pp. 3513-3520, 2019.
- [3] W. Li and J. C. S. Woo, "Optimization and Scaling of Ge-Pocket TFET," *IEEE TRANSACTIONS ON ELECTRON DEVICES*, vol. 65, pp. 5289-5294, 2018.
- [4] M. Sharma, R. Narang, M. Saxena and M. Gupta, "Optimized DL-TFET Design for Enhancing its Performance Parameters by Using Different Engineering Methods," *IETE TECHNICAL REVIEW*, 2020.
- [5] J. Goswami, A. Ganguly, A. Ghosal and J. P. Banerjee, "Optimization of a Dual-Material Double-Gate TFET for Low Power Digital Application," *Computers and Devices for Communication*, pp. 394-400, 2019.
- [6] K. Vanlalawmpuia and R. Saha, "Performance evaluation of hetero-stacked TFET for variation in lateral straggle and its application as digital inverter," *Applied Physics A*, pp. 700-709, 2018.
- [7] C. Wu, Q. Huang, Y. Zhao, J. Wang, Y. Wang and R. Huang, "A Novel Tunnel FET Design With Stacked Source Configuration for Average Sub-threshold Swing Reduction," *IEEE TRANSACTIONS ON ELECTRON DEVICES*, vol. 63, pp. 5072-5076, 2016.
- [8] P. Singh, D. P. Samajdar and D. S. Yadav, "Doping and Dopingless Tunnel Field Effect Transistor," *International Conference for Convergence in Technology*, 2021.
- [9] J. Madan, S. Shekhar and R. Chaujar, "Source Material Assessment of Heterojunction DG-TFET for Improved Analog Performance," *IEEE*, 2017.
- [10] S. M. Turkane and A. K. Kureshi, "Review of Tunnel Field Effect Transistor (TFET)," *International Journal of Applied Engineering Research*, vol. 11, pp. 4922-4929, 2016.
- [11] Jeyanthi, J.E., Samuel, T.S.A., Geege, A.S. et al. A Detailed Roadmap from Single Gate to Heterojunction TFET for Next Generation Devices. *Silicon* 14, 3185–3197, 2022.

- [12] Elahi, Mirza M. & Ahmed, Kawser & Islam, Md. Shofiquil. An improved analytical model of current in tunnel field effect transistor. 2012 7th International Conference on Electrical and Computer Engineering, ICECE 2012. 802-805. 10.1109/ICECE.2012.6471672, 2012.
- [13] Samuel, T. S. A., Balamurugan, N. B., Bhuvaneswari, S., Sharmila, D., and Padmapriya, K., "Analytical modelling and simulation of single-gate SOI TFET for low-power applications", *International Journal of Electronics*, vol. 101, no. 6, pp. 779–788, 2014. doi:10.1080/00207217.2013.796544.
- [14] Y. Yang, X. Tong, L. Yang, P. Guo, L. Fan and Y. Yeo, "Tunneling Field-Effect Transistor: Capacitance Components and Modeling," in *IEEE Electron Device Letters*, vol. 31, no. 7, pp. 752-754, July 2010, doi: 10.1109/LED.2010.2047240.
- [15] Zhang, M., Guo, Y., Zhang, J. et al. Simulation Study of the Double-Gate Tunnel Field-Effect Transistor with Step Channel Thickness. *Nanoscale Res Lett* 15, 128, 2020. <https://doi.org/10.1186/s11671-020-03360-7>
- [16] Guenifi, N and Rahi, Dr & Ghodbane, T. Rigorous Study of Double Gate Tunneling Field Effect Transistor Structure Based on Silicon. *Materials Focus*. 7. 1-7. 10.1166/mat.2018.1600, 2018.
- [17] Yu, Y.S. and Najam, Faraz. Compact current model of single-gate/double-gate tunneling field-effect transistors. *Journal of Electrical Engineering and Technology*. 12. 2014-2020. 10.5370/JEET.2017.12.5.2014,2017.
- [18] c s, Praveen & Ravindran, Ajith & John, Shajimon & Abe, Susan. GATE ENGINEERING OF DOUBLE GATE In_{0.53}Ga_{0.47}As TUNNEL FET. *ICTACT Journal on Microelectronics*. 01. 91-95. 10.21917/ijme.2015.0016, 2015.
- [19] I. Silvaco. ATLAS User's Manual. DEVICE SIMULATION SOFTWARE. Santa Clara, CA, Ver, 5. 2011.
- [20] Kittel, C., *Introduction to Solid State Physics*, 6th Ed., New York:John Wiley, 1986, p. 185
- [21] Monika Sharma, Rakhi Narang, Manoj Saxena and Mridula Gupta. "Modeling and Simulation-Based Investigation of 2-D Symmetric Double Gate Dopingless-TFET and Its Circuit Performance for Low-Power Applications." *IETE Technical Review*, -. doi:10.1080/02564602.2021.1912661, 2021.
- [22] A. Ortiz-Conde, F.J. García Sánchez, J.J. Liou, A. Cerdeira, M. Estrada, Y. Yue, "A review of recent MOSFET threshold voltage extraction methods", *Microelectronics Reliability*, Volume 42, Issues 4–5, 2002, Pages 583-596, ISSN 0026-2714, [https://doi.org/10.1016/S0026-2714\(02\)00027-6](https://doi.org/10.1016/S0026-2714(02)00027-6).
- [23] TS. DR. Suhaila. "CMOS INVERTER", MKEL1163 VLSI Circuit & Design. chapter 3, pp.23

- [24] Bhanushali, Kirti. Design Rule Development for FreePDK15: An Open Source Predictive Process Design Kit for 15nm FinFET Devices, 2014.
- [25] Semiconductor Process and Device Simulation. Silvaco TCAD. <Available at: <https://silvaco.com/tcad/> > (Accessed by 3th Jun 2022)
- [26] Rupam Goswami, Brinda Bhowmick and Srimanta Baishya. “Effect of scaling on noise in Circular Gate TFET and Its Application as a Digital Inverter”. *Microelectronics Journal* 53, pp 16-24, 2016.
- [27] M. Jagadesh Kumar and Sindhu Janardhanan, “Doping-Less Tunnel Field Effect Transistor: Design and Investigation,” *IEEE Transactions on Electron Devices*, pp 3285-3290, October 2013
- [28] Vimala, P & Sampath, Nayana & D, Priyadarshini. Boosting on Current Using Various Source Material for Dual Gate Tunnel Field Effect Transistor. *Journal of Nanotechnology and Nano-Engineering*. 7. 1-6. 10.46610/JONNE.2021.v07i01.001, 2021.
- [29] Ullah, Muhammad Sana & Chowdhury, Masud. Subthreshold swing characteristics of multilayer MoS₂ tunnel FET. 1-4. 10.1109/MWSCAS.2015.7282101., 2015.
- [30] TCAD Simulations of TFET and Tunneling Diode. Silvaco TCAD. <Available at: <https://silvaco.com/simulation-standard/tcad-simulations-of-tfet-and-tunneling-diode/>> (Accessed by 4th Jun 2022)
- [31] quantumex23.in:Simulation of a Band-to-Band Tunneling Diode. Silvaco TCAD <Available at: <https://silvaco.com/examples/tcad/section29/example23/index.html>> (Accessed by 4th Jun 2022)