

A PARALLEL BUILT-IN SELF-TEST DESIGN  
FOR PHOTON COUNTING ARRAY

RICKY PNG KEH JING

UNIVERSITI TEKNOLOGI MALAYSIA

A PARALLEL BUILT-IN SELF-TEST DESIGN  
FOR PHOTON COUNTING ARRAY

RICKY PNG KEH JING

A project report submitted in fulfilment of the  
requirements for the award of the degree of  
Master of Engineering (Computer and Microelectronic Systems)

School of Electrical Engineering  
Faculty of Engineering  
Universiti Teknologi Malaysia

JULY 2022

## **DEDICATION**

This thesis is dedicated to my parents, siblings, supervisor, and my friends.

## **ACKNOWLEDGEMENT**

First of all, I would like to thank Univerisiti Teknologi Malaysia for giving me the opportunity to pursue my study and conduct my research on the topic selected.

Besides, I would like to express my sincere gratitude to my supervisor, Dr Suhaila for helping me in my project from the beginning until the end. With her advice, I completed my research without much blocking issues.

In addition, I would like to thank Silterra and Xilinx for providing me the tools and library to complete this project.

Last but not least, I want to thank my parents who support me throughout the project. And thanks for everyone that makes my project in success.

## ABSTRACT

Test module's architectures and methodologies that would maximize test capability to filter out faulty chip after fabrication is highly demanded for chip cost reduction. A high-speed frequency Built-in Self-test (BIST) module is playing an increasingly large part in overall efficiency and quality of a test solution for testability (DFT). This project is proposing the design of a parallel BIST circuit for a 16x1 photon counting array using 180 nm CMOS technology to improve the fault coverage and reduce testing cost. Almost all the test modules are built into the chip, an external tester will need to provide a start signal for the BIST design to start the testing process. LFSR is used for pseudo-random pattern generator whereas MISR and SISR are used as the output compactors. The BIST design adopts signature analysis to determine faulty chip. The golden signature is produced and being stored in ROM for comparison after fabrication. BIST controller acts as a controller unit (CU) that sends the control signals to every BIST functional block in each state. The entire BIST design is then integrated into the photon counting system for validation and layout generation. This project used bottom-up approach by designing the modules of BIST blocks in SystemVerilog. Performances are then analysed and evaluated by using Synopsys Design Compiler, IC compiler and PrimeTime tools. From the finding, proposed BIST design has managed to enhance in terms of functional reliability and design controllability with the use of SystemVerilog. For test latency, chip area, maximum frequency and power consumption, the design shows great improvements by 67.67 %, 32.26 %, 15.20 % and 48.89 % respectively.

## ABSTRAK

Seni bina dan metodologi modul ujian yang akan memaksimumkan keupayaan ujian untuk menapis cip yang rosak selepas fabrikasi sangat dituntut untuk mengurangkan kos cip. Modul Ujian Kendiri Terbina Dalam (BIST) yang berfrekuensi tinggi memainkan peranan yang semakin besar dalam kecekapan dan kualiti keseluruhan penyelesaian ujian untuk kebolehujuan (DFT). Projek ini mencadangkan reka bentuk litar BIST selari untuk tatasusunan pengiraan foton 16x1 yang menggunakan teknologi CMOS 180 nm untuk meningkatkan liputan kerosakan dan mengurangkan kos ujian. Hampir semua modul ujian dibina ke dalam cip, penguji luaran perlu menyediakan isyarat mula untuk reka bentuk BIST memulakan proses ujian. LFSR digunakan untuk penjana corak pseudo-rawak, MISR dan SISR digunakan sebagai pematik keluaran. Reka bentuk BIST ini menggunakan analisis tandatangan untuk menentukan cip yang rosak. Tandatangan emas dihasilkan dan disimpan dalam ROM untuk perbandingan selepas fabrikasi. Pengawal BIST bertindak sebagai unit pengawal (CU) yang menghantar isyarat kawalan ke setiap blok BIST. Keseluruhan reka bentuk BIST kemudiannya disepadukan ke dalam sistem pengiraan foton untuk pengesanan dan penjanaan susun atur VLSI. Projek ini menggunakan pendekatan bawah ke atas dengan mereka bentuk modul blok BIST dalam SystemVerilog. Prestasi kemudiannya dianalisis dan dinilai dengan menggunakan *Design Compiler*, *IC Compiler* dan *PrimeTime* daripada Synopsys. Hasilnya, reka bentuk BIST yang dicadangkan telah berjaya ditingkatkan dari segi kebolehpercayaan fungsi dan kebolehkawalan reka bentuk dengan penggunaan SystemVerilog. Kependaman ujian, kawasan cip, kekerapan maksimum dan penggunaan kuasa, reka bentuk menunjukkan peningkatan yang hebat masing-masing sebanyak 67.67 %, 32.26 %, 15.20 % dan 48.89 %.

## TABLE OF CONTENTS

	<b>TITLE</b>	<b>PAGE</b>
	<b>DECLARATION</b>	<b>iii</b>
	<b>DEDICATION</b>	<b>iv</b>
	<b>ACKNOWLEDGEMENT</b>	<b>v</b>
	<b>ABSTRACT</b>	<b>vi</b>
	<b>ABSTRAK</b>	<b>vii</b>
	<b>TABLE OF CONTENTS</b>	<b>viii</b>
	<b>LIST OF TABLES</b>	<b>x</b>
	<b>LIST OF FIGURES</b>	<b>xi</b>
	<b>LIST OF EQUATION</b>	<b>xiii</b>
	<b>LIST OF ABBREVIATIONS</b>	<b>xiv</b>
<b>CHAPTER 1</b>	<b>INTRODUCTION</b>	<b>1</b>
1.1	Problem Background	1
1.2	Problem Statement	2
1.3	Research Objectives	3
1.4	Research Scopes	3
1.5	Thesis Outline	4
<b>CHAPTER 2</b>	<b>LITERATURE REVIEW</b>	<b>5</b>
2.1	Single-Photon Avalanche Diodes	5
2.2	Data Acquisition System	6
2.2.1	16-bit Buffer	7
2.2.2	Kogge-Stone Adder	8
2.2.3	Parallel-in Serial-out Shift Register (PISO)	9
2.3	Built-in Self-test for Circuit Testing	10
2.3.1	BIST Design	10
2.3.2	BIST Test Pattern Generation	11

2.3.2.1	Linear Feedback Shift Register (LFSR)	11
2.3.3	Response Compaction	14
2.3.4	Built-In Logic Block Observer	15
2.4	Related Work	16
<b>CHAPTER 3</b>	<b>RESEARCH METHODOLOGY</b>	<b>19</b>
3.1	Tools and Methodology	19
3.1.1	SystemVerilog	19
3.1.2	Synopsys Tools	20
3.1.3	Vivado HLx	22
3.2	Project Flow	23
3.3	Overview of BIST design	24
3.4	Pre-silicon Validation	25
3.4.1	Fault Modeling	25
3.5	Project Planning	26
<b>CHAPTER 4</b>	<b>RESULT AND DISCUSSION</b>	<b>29</b>
4.1	RTL Design	29
4.1.1	DAQ Top Overview	30
4.1.1.1	Overall Block Diagram	30
4.1.2	Testbench	32
4.2	Pre-Silicon Validation	33
4.2.1	Positive Testing	33
4.2.2	Negative Testing ( Fault Modeling )	34
4.3	ASIC Implementation	36
4.4	Static Timing Analysis (STA)	37
4.5	Performance Analysis	38
<b>CHAPTER 5</b>	<b>CONCLUSION</b>	<b>41</b>
5.1	Conclusion	41
5.2	Future Works	41
<b>REFERENCES</b>		<b>43</b>



## LIST OF TABLES

<b>TABLE NO.</b>	<b>TITLE</b>	<b>PAGE</b>
Table 3.1	Gantt Chart for FYP1	26
Table 3.2	Gantt Chart for FYP2	27
Table 4.1	Performance comparison with Yeo's work	39

## LIST OF FIGURES

<b>FIGURE NO.</b>	<b>TITLE</b>	<b>PAGE</b>
Figure 2.1	Passively quenched SPAD with digital counter [7]	6
Figure 2.2	Photon counting circuit [4]	7
Figure 2.3	Analogous to flip flop metastability event [8]	7
Figure 2.4	Architecture of the 8-bit Kogge-Stone adder [10]	9
Figure 2.5	Block diagram of n-bits PISO [11]	10
Figure 2.6	A typical BIST design [1]	10
Figure 2.7	3-bit standard LFSR [1]	12
Figure 2.8	Example test pattern sequence for standard LFSR [1]	13
Figure 2.9	n-bit modular LFSR [1]	13
Figure 2.10	Block diagram of 5-bit SISR [1]	14
Figure 2.11	Block diagram of 3-bit MISR [1]	15
Figure 2.12	Example for BILBO [1]	15
Figure 2.13	Example of BIBLO usage [1]	16
Figure 3.1	ASIC design flow	21
Figure 3.2	Directory used in Synopsys Tools	22
Figure 3.3	Project Flow Chart	23
Figure 3.4	BIST Design Overview	24
Figure 3.5	Stuck-at fault modeling in VLSI	25
Figure 4.1	Block Diagram of DAQ system with BIST design	30
Figure 4.2	FSM chart of BIST testing	31
Figure 4.3	Testbench source code of DAQ top	32
Figure 4.4	Simulation run for positive testing	33
Figure 4.5	Positive testing simulation result	33
Figure 4.6	Testbench forces	34
Figure 4.7	Self-check mechanism	34

Figure 4.8	Buffer negative testcase	35
Figure 4.9	KSA and PISO negative testcase	35
Figure 4.10	Gate-level netlist in Verilog	36
Figure 4.11	Fully routed layout	36
Figure 4.12	Setup timing report	37
Figure 4.13	Performance analysis report	38

## LIST OF EQUATION

<b>EQUATION NO.</b>	<b>TITLE</b>	<b>PAGE</b>
Equation 2.1	Matrix representation of standard LFSR.	12
Equation 2.2	Matrix representation of modular LFSR.	13

## LIST OF ABBREVIATIONS

BIST	-	Built-in Self-Test
DFT	-	Design for Testability
LFSR	-	Linear Feedback Shift Register
MISR	-	Multiple Input Signature Register
SISR	-	Single Input Signature Register
SPAD	-	Single-photon Avalanche Diodes
GAPD	-	Geiger-mode Avalanche Photodiode
CMOS	-	Complementary Metal-oxide-Semiconductor
DAQ	-	Data Acquisition
VLSI	-	Very Large-scale Integration
PISO	-	Parallel-in Serial Out
KSA	-	Kogge-Stone Adder
CUT	-	Circuit-Under-Test
CU	-	Controller Unit
PRPG	-	Pseudo-random Pattern Generator
ROM	-	Read-Only Memory
BILBO	-	Built-In Logic Block Observer
ASIC	-	Application-specific Integrated Circuit
ATE	-	Automatic Test Equipment
HDL	-	Hardware Description Language
API	-	Application Programmer's Interface
VCS	-	Verilog Compiler Simulator
LVS	-	Layout Versus Schematic
DRC	-	Design Rules Check
RTL	-	Register Transfer Level
DUT	-	Design Under Test
FSM	-	Finite State Machine
STA	-	Static Timing Analysis
IP	-	Intellectual Property
FYP	-	Final Year Project

# CHAPTER 1

## INTRODUCTION

This chapter starts by describing the background of the proposed project design and provides an overview of the testability parallel photon counting design methodologies and techniques developed. Subsequent sections present the descriptions of the problem raised in high speed photon counting array development using deep-sub micron CMOS technology. The importance of built-in self-test module is then discussed. The objectives and project scopes are explicitly explained with targeted figure of merit performance. Finally, the last section contains a overview describing the structure of this thesis.

### 1.1 Problem Background

In VLSI design, it is preferable to have a quick diagnosis and have a very high fault coverage testing mechanism. Chip design is always bounded by the balance between performance and cost. It is always trivial to produce a high performance chip yet with little cost. Nothing comes for free. Chip testing efficiency and cost becomes important when a faulty chip need to be identified as early in the design cycle as possible to reduce the prototyping turns cost. This prototyping turn includes the period of redesign until refabricate. If a system or chip is designed without any test methodology being integrated, it is described as *system-foolish* or *chip-wise* [1]. The added testing cost in hardware will be balanced by the maintenance cost or prototyping turn cost. BIST design is also being claimed to have a full fault coverage at about 15% total chip area cost [2].

A large and complex VLSI design is hard to be partitioned and hence difficult to be tested. For an instance, two devices with 100 % fault coverage will lose its fault coverage when they are being cascaded together due to its untestable connection and

redundant hardware [1]. BIST also helps to improve the reject ratio of chips by introducing self-test circuitry in the chips itself and eventually improves the quality of chips. Reject ratio is defined as the fraction of faulty chips from the total of passing chips. It is commonly used for test quality measurement. Low reject ratio indicates high quality test.

High cost of external tester with many input pins promotes the implementation of BIST into the chip. According to Bushnell [1], BIST will save up to \$4,800,000 for a 1 GHz system with 800 pins. This is due to the huge initial capital cost for using a high speed ATE for circuitry testing.

## **1.2 Problem Statement**

BIST design is a resource overhead added to the chip for structural integrity check. Reducing the overhead always become a debating topic in VLSI design in order to balance up test quality and chip cost. Complex design with multiple circuitry blocks increases the challenge of chip testing. Multiple circuit-under-tests (CUTs) need to be tested parallelly to reduce the testing time. Testing time becomes critical when the total number of primary inputs (PIs) is relatively large, and more test patterns are needed to achieve good coverage.

In addition to testing time, resource utilization in chip design also needs to be planned wisely. Extra overheads can lead to higher chip cost and higher power consumption. An effective controller is needed in BIST design to ensure the test is robust enough for high coverage yet uses the reasonable numbers of resource overhead.

Pre-silicon validation is important to make sure the design functionality meets the architectural definitions. Same goes to BIST design. Pre-silicon validation needs to be carried out to ensure the design meets BIST functionality and does not miss out any faulty chip after fabrication. An unvalidated BIST design always causes uncertainty and eventually increases the reject ratio of manufacturing. Negative testing

is commonly used approach to increase the design reliability to identify fault chip during testing.

### **1.3 Research Objectives**

The objectives of this project are:

1. To develop an efficient parallel BIST design with improve the resource utilization into DAQ system.
2. To validate the functionality of BIST design with fault injection.
3. To characterize the BIST design at different frequencies up to the maximum frequency of the CUT.

### **1.4 Research Scopes**

The scopes of this projects are:

1. Focusing on improvement of BIST design performance. Design and performance of CUTs from [3] [4] remain unchanged but analysed due to time constraint.
2. Using Vivado HLx from Xilinx for RTL design and pre-silicon validation in SystemVerilog.
3. Using Synopsys IC Compiler for netlist and layout generation using SilTerra's 180nm CMOS process.



## **1.5 Thesis Outline**

This project is made up of five chapters.

This chapter consists of introduction, problem background, problem statement, research objectives, and the project management.

The second chapter of this project focusses on the literature review where the relevant and significant information is gathered.

Chapter 3 highlights the project methodology used throughout the projects and the design flow chart for the tools used.

Chapter 4 focusses on the results where the performance of the BIST design is analyzed and discussed.

The last chapter, Chapter 5, summarizes and concludes the results obtained from this project. Potential future works are also being discussed in this chapter.

## REFERENCES

- [1] M. L. Bushnell and V. D. Agrawal, *Essentials of Electronic Testing for Digital Memory & Mixed-Signal VLSI Circuits*, Springer Science & Business Media, 2004.
- [2] K. N. Devika and Ramesh Bhakthavatchalu, *Programmable MISR modules for Logic BIST based VLSI testing*, 2016 International Conference on Control, Instrumentation, Communication and Computational Technologies (ICCICCT), 2016.
- [3] Y. Hong Chew, *Self-test Fault Diagnosis For 16-bit High Speed Photon Counter Circuit*, Johor: Universiti Teknologi Malaysia, 2021.
- [4] R. K. Nimesh Kumar, *16 Bit Counter Data Acquisition Implementation With High Speed Adder Design Using Verilog*, Johor: Universiti Teknologi Malaysia, 2018.
- [5] M. W. Fishburn, *Fundamentals of CMOS Single-Photon Avalanche Diodes*, Cambridge: Massachusetts Institute of Technology, 17 September 2012.
- [6] K. Mohammad Azim , M. Gersbach, Y. Hyung-June and E. Charbon, *A new single-photon avalanche diode in 90nm standard CMOS technology*, vol. 18, Lausanne: Optical Express, 2010.
- [7] I. Suhaila and B. Siti Norazlin, *A Linear Array Passively Quenched Single Photon Avalanche Diode*, Johor: 2015 IEEE Student Conference on Research and Development (SCOREd), 2015.
- [8] R. Ginasor, *Metastability and Synchronizers: A Tutorial*, IEEE Design & Test of Computers 28, 2011.
- [9] P. M. Kogge and H. S. Stone, *A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations*, IEEE Transactions on Computers, August 1973.
- [10] L. Mei Xiang, A. Z. Muhammad Mun'im, A. Ainy Haziyah and A. R. Ab Al-Hadi, *VLSI Implementation of a Fast Kogge-Stone Parallel-Prefix Adder*, Journal of Physics: Conference Series (Vol. 1049, No. 1, p. 012077), 2017.

- [11] Electrical4U, 27 October 2020. [Online]. Available: <https://www.electrical4u.com/parallel-in-serial-out-piso-shift-register>. [Accessed 27 01 2022].
- [12] C. C. Chuang and A. K. Gupta, The Analysis of Parallel BIST by the Combined Markov Chain (CMC) Model, Proceedings.'Meeting the Tests of Time', 1989.
- [13] P. H. Bardell, W. H. McAnney and J. Savir, Built-In Test for VLSI: Pseudorandom Techniques, New York: John Wiley Sons, Inc., 1987.
- [14] T. Garbolino, A New, Fast Pseudo-Random Pattern Generator for Advanced Logic Built-In Self-Test Structures, Appl. Sci., 2021.
- [15] S. Guru Sharan, S. Jeeshnu, P. Harish Annamalai, S. Haroon Rasheed and E. Prabhu , Design and Implementation of a Power Efficient BIST, Proceedings of the Fifth International Conference on Computing Methodologies and Communication (ICCMC 2021), 2021.
- [16] R. A. Frohwerk, Signature Analysis: A New Digital Field Service Method, HewlettPackard Journal, May 1977.
- [17] I. A. Grout, Integrated Circuit Test Engineering: Modern Techniques, London: Springer, 2006.
- [18] E. J. McCluskey, Logic design principles: with emphasis on testable semicustomcircuits, Prentice Hal, 1986.
- [19] G. Russell and I. L. Sayers, Advanced simulation and test methodologies for VLSI design, Van Nostrand Reinhold, 1989.
- [20] D. S. S. Bello, N. Bram and V. Jan, Design of analog-to-digital converters for energy-sensitive hybrid pixel detectors, Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment 466.1, 2001.
- [21] M. Gustavsson, F. U. Amin, A. Bjorklid, A. Ehliar, C. Xu and C. Svensson, A High-Rate Energy-Resolving Photon-Counting ASIC for Spectral Computed Tomography, IEEE Transactions on Nuclear Science, 2011.
- [22] L. Wei, J. Shen and C. Wengang, The Implementatiion of Single Input Multiple Output Shift Register for Photon Correlator, 2009 Symposium on Photonics and Optoelectronics. IEEE, 2019.

- [23] S. Bailey, Comparison of VHDL, Verilog and SystemVerilog, Available for download from [www.model.com](http://www.model.com), 2003.
- [24] S. Sutherland, S. Davidmann and P. Flake, SystemVerilog for Design: A Guide to Using SystemVerilog for Hardware Design and Modelling.
- [25] Synopsys, "Design Compiler User Guide," 2022. [Online]. Available: [https://spdocs.synopsys.com/dow\\_retrieve/latest/home\\_public/synthesis.html](https://spdocs.synopsys.com/dow_retrieve/latest/home_public/synthesis.html). [Accessed 15 May 2022].
- [26] Synopsys, "PrimeTime User Guide," 2022. [Online]. Available: [https://spdocs.synopsys.com/dow\\_retrieve/latest/home\\_public/primetime.html](https://spdocs.synopsys.com/dow_retrieve/latest/home_public/primetime.html). [Accessed 03 June 2022].
- [27] Synopsys, "IC Compiler Design Planning User Guide," 2016. [Online]. Available: [https://spdocs.synopsys.com/dow\\_retrieve/latest/home\\_public/icc.html](https://spdocs.synopsys.com/dow_retrieve/latest/home_public/icc.html). [Accessed 28 May 2022].
- [28] A. XILINX, "Vivado System-Level Design Flows," 2022. [Online]. Available: <https://docs.xilinx.com/r/en-US/ug892-vivado-design-flows-overview/Vivado-System-Level-Design-Flows>. [Accessed 05 May 2022].
- [29] J. M. Emmert and C. E. Stroud, "A New Bridging Fault Model for More Accurate Fault Behavior," *IEEE Autotestcon Proceedings. IEEE Systems Readiness Technology Conference. Future Sustainment for Military Aerospace (Cat. No. 00CH37057)*, pp. 481-485, 2000.
- [30] Y. C. Kim, V. D. Agrawal and K. K. Saluja., "Multiple faults: Modeling, simulation and test," *In Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15th International Conference on VLSI Design*, pp. 592-597, 2002.
- [31] A. K. Panda, P. Rajput and B. Shukla, FPGA implementation of 8, 16 and 32 bit LFSR with maximum length feedback polynomial using VHDL, 2012 International Conference on Communication Systems and Network Technologies, 2012.