

ACTIVELY QUENCHED SPAD WITH IMPROVED AMPLIFICATION USING  
DEEP SUBMICRON CMOS TECHNOLOGY

NUR NADIA BINTI MUSLIM

UNIVERSITI TEKNOLOGI MALAYSIA

ACTIVELY QUENCHED SPAD WITH IMPROVED AMPLIFICATION USING  
DEEP SUBMICRON CMOS TECHNOLOGY

NUR NADIA BINTI MUSLIM

A project report submitted in fulfilment of the  
requirements for the award of the degree of  
Master of Engineering (Computer and Microelectronic Systems)

School of Electrical Engineering  
Faculty of Engineering  
Universiti Teknologi Malaysia

JULY 2022

## **DEDICATION**

This thesis is dedicated to my dear parents; Muslim bin Idrus and Narizah binti Muhamad, followed by lecturers, colleagues, and my fellow course-mates; Adib Md Dan and Lim Calvin for their advice, motivation, and support during my educational journey.

## ACKNOWLEDGEMENT

Primarily, I would like to offer my heartfelt thanks to the many people and organizations that assisted me with my thesis research. Initially, I would like to express my heartfelt appreciation and deepest gratitude to my supervisor; Ts. Dr. Suhaila Isaak for her enthusiasm, perseverance, insightful comments, valuable tips, practical guidance, and never-ending ideas, which have greatly aided me throughout my research and writing of this thesis. Her vast knowledge, extensive experience, and professional qualification in VLSI Circuits & Design permitted me to effectively accomplish my research. This project would not have been feasible without her help and supervision. I could not have asked for a better supervisor during my studies.

Secondly, I would also want to thank the University Teknologi Malaysia (UTM) for accepting me into the full time taught course master program and Intel Technology Sdn. Bhd. (M) for sponsoring my studies under eGT program scholarship. Furthermore, I would want to use this opportunity to thank my colleagues and fellow course-mates who supported me with the research. In addition, I would like to thank my manager; Muthuramu Gurusamy for his compassion and understanding of my circumstances, which encouraged me to accomplish this project on time.

Lastly, I would to express my profound gratitude to my dear family members especially my parents; Muslim bin Idrus and Narizah binti Muhamad for their unwavering support during the thesis. They have always been there for me, regardless of the situation, either ups or downs. Words cannot adequately explain how grateful I am to them.

## ABSTRACT

In general, a novel active quenching circuit for a single photon avalanche diode (SPAD) is invented to optimize the light detection and ranging (LiDAR) application, where the modulating performance is subject to specific demands. The LiDAR application favors the incredible and accurate frequency range and flexibility in a wide variety of terrains. The SPAD operates in Geiger mode operation whereby the presence of the photon detection is captured when excess bias voltage is operating above its breakdown voltage. In previous thesis, a passively quenched circuit (PQC) integrated with SPAD employing submicron of 130 nm complementary metal-oxide-semiconductor (CMOS) technology could only operate at a maximum frequency of 1 GHz. To address the limitations of PQC SPAD design, an actively quenched of active quenching circuit (AQC) and active recharge circuit (ARC) integrated with SPAD is proposed in this theses by improving better and excellent amplification strategy based on submicron of 130 nm and 250 nm CMOS technology. The drive of this project is to improve frequency up to 2 GHz operating at low-voltage excess biased and investigate the effects of both passively and actively quenched SPAD. To determine the power dissipation for each quenching design, the drain current is computed. The performance of the proposed solutions are characterized in terms of recovery time,  $t_r$  and quenching time,  $t_q$  through the resultant waveform of quenching pulse simulation waveforms that yields to dead time,  $t_d$  performance. In this project, the functioning of a basic PQC associated with SPAD is re-constructed first using Cadence Design System and LTSpice XVII tools. Then, followed by the development of the suggested design of AQC and ARC integrated with SPAD using LTSpice XVII tool. The amplification scheme of Geiger mode for photon detection is successfully optimized by achieving maximum of 2 GHz from 0.5 GHz using LTSpice XVII tool.

## ABSTRAK

Secara umum, litar pelindapkejutan aktif baru untuk diod runtuhan foton tunggal (SPAD) dicipta untuk mengoptimumkan aplikasi pengesanan dan julat cahaya (LiDAR), di mana prestasi pemodulatan tertakluk kepada permintaan khusus. Aplikasi LiDAR mengutamakan julat frekuensi yang luar biasa dan tepat serta fleksibiliti dalam pelbagai jenis rupa bumi. SPAD beroperasi dalam operasi mod Geiger di mana kehadiran pengesanan foton ditangkap apabila voltan pincang beebihan beroperasi di atas voltan pecahnya. Dalam tesis sebelumnya, litar dipadamkan pasif (PQC) yang disepadukan dengan SPAD menggunakan submikron teknologi semikonduktor logam-oksida-oksida (CMOS) pelengkap 130 nm hanya boleh beroperasi pada frekuensi maksimum 1 GHz. Untuk menangani batasan reka bentuk PQC SPAD, litar pelindapkejutan aktif (AQC) dan litar cas semula aktif (ARC) yang disepadukan secara aktif dengan SPAD dicadangkan dalam tesis ini dengan menambah baik strategi penguatan yang lebih baik dan cemerlang berdasarkan submikron 130 nm dan 250 nm teknologi CMOS. Pemacu projek ini adalah untuk meningkatkan frekuensi sehingga 2 GHz yang beroperasi pada lebihan berat sebelah voltan rendah dan menyiasat kesan kedua-dua SPAD yang dipadamkan secara pasif dan aktif. Untuk menentukan pelepasan kuasa bagi setiap reka bentuk pelindapkejutan, arus longkang dikira. Prestasi penyelesaian yang dicadangkan dicirikan dari segi masa pemulihan,  $t_r$  dan masa pelindapkejutan,  $t_q$  melalui bentuk gelombang terhasil bagi bentuk gelombang simulasi nadi pelindapkejutan yang menghasilkan masa mati, prestasi  $t_d$ . Dalam projek ini, fungsi PQC asas yang dikaitkan dengan SPAD dibina semula terlebih dahulu menggunakan Sistem Reka Bentuk Cadence dan alat LTSpice XVII. Kemudian, diikuti dengan pembangunan cadangan reka bentuk AQC dan ARC yang disepadukan dengan SPAD menggunakan alat LTSpice XVII. Skim penguatan mod Geiger untuk pengesanan foton berjaya dioptimumkan dengan mencapai maksimum 2GHz daripada 0.5 GHz menggunakan alat LTSpic XVII.

## TABLE OF CONTENTS

	<b>TITLE</b>	<b>PAGE</b>
	<b>DECLARATION</b>	<b>i</b>
	<b>DEDICATION</b>	<b>ii</b>
	<b>ACKNOWLEDGEMENT</b>	<b>iii</b>
	<b>ABSTRACT</b>	<b>iv</b>
	<b>ABSTRAK</b>	<b>v</b>
	<b>TABLE OF CONTENTS</b>	<b>vi</b>
	<b>LIST OF TABLES</b>	<b>viii</b>
	<b>LIST OF FIGURES</b>	<b>ix</b>
	<b>LIST OF ABBREVIATIONS</b>	<b>xi</b>
	<b>LIST OF SYMBOLS</b>	<b>xii</b>
<b>CHAPTER 1</b>	<b>INTRODUCTION</b>	<b>1</b>
	1.1 Introduction	1
	1.2 Problem Statement	2
	1.3 Objectives	3
	1.4 Scope of Work	4
	1.5 Thesis Outlines	5
<b>CHAPTER 2</b>	<b>LITERATURE REVIEW</b>	<b>7</b>
	2.1 Introduction	7
	2.2 Single Photon Avalanche Diode (SPAD) Operation	7
	2.2.1 Geiger Mode	8
	2.3 Single Photon Avalanche Diode (SPAD) Circuit	9
	2.3.1 Single Photon Avalanche Diode (SPAD) Detector	10
	2.4 Quenching Circuit	12
	2.4.1 Passive Quenching	12
	2.4.2 Active Quenching	13

	2.4.3	Active and Recharge Quenching	14
	2.4.4	Quenching Pulse Simulation	15
	2.5	Parameter Specification	16
	2.5.1	Frequency and Dead Time	16
<b>CHAPTER 3</b>	<b>METHODOLOGY</b>		<b>18</b>
	3.1	Introduction	18
	3.2	Single Photon Avalanche Diode	20
	3.3	Quenching Approaches	22
	3.3.1	Passive Quenching Circuit	22
	3.3.2	Active Quenching Circuit (AQC)	23
	3.3.3	Passive Quenching and Active Recharge Circuit (ARC)	26
	3.4	Pulse Discriminator Circuit (PDC)	27
	3.5	Passive Quenching Circuitry (PQC) SPAD	28
	3.6	Active Quenching Circuit (AQC) SPAD	30
	3.7	Passive Quenching with Active Recharge Circuit (ARC) SPAD	31
	3.8	Mathematical Computations	32
<b>CHAPTER 4</b>	<b>RESULTS AND DISCUSSION</b>		<b>36</b>
	4.1	Introduction	36
	4.2	Simulation Results of Full PQC SPAD Circuit	36
	4.3	Simulation Results of Full AQC SPAD Circuit	38
	4.4	Simulation Results of Full ARC SPAD Circuit	40
	4.5	Discussion of Passively Quenched	41
	4.6	Discussion of Actively Quenched	43
<b>CHAPTER 5</b>	<b>CONCLUSION</b>		<b>45</b>
	5.1	Conclusion	45
	5.2	Future Recommendations	46
<b>REFERENCES</b>			<b>47</b>



## LIST OF TABLES

<b>TABLE NO.</b>	<b>TITLE</b>	<b>PAGE</b>
Table 2.1	The Summarization of Related Literature	17
Table 3.1	Gantt Chart of the Project	20
Table 3.2	Design Specifications of SPAD	21
Table 3.3	Design Specifications of PQC	23
Table 3.4	Design Specifications of AQC with single ended input	25
Table 3.5	Design Specifications of AQC with differential inputs	25
Table 3.6	Design Specifications of AQC with single ended output	26
Table 3.7	Design Specifications of ARC	27
Table 3.8	Design Specifications of PDC	28
Table 4.1	Characterization summary of passively quenched using Cadence	42
Table 4.2	Characterization summary of actively quenched using Cadence	44

## LIST OF FIGURES

<b>FIGURE NO.</b>	<b>TITLE</b>	<b>PAGE</b>
Figure 2.1	The characteristic of current-voltage and gain-voltage of APD	9
Figure 2.2	The I-V characteristics of APD and SPAD in Geiger mode operation	9
Figure 2.3	Passive Quenching SPAD model	11
Figure 2.4	SPAD circuit using resistor-capacitor (RC)	11
Figure 2.5	SPAD circuit using RC and MOSFET	11
Figure 2.6	Passive Quenching Circuit with SPAD Detector	12
Figure 2.7	Active Quenching Circuit with SPAD Detector	13
Figure 2.8	Active Load with differential inputs	14
Figure 2.9	Active Load with single ended output	14
Figure 2.10	Active and Recharge Quenching Circuit with SPAD Detector	15
Figure 2.11	Quenching Pulse Simulation	16
Figure 3.1	High-level Flowchart of the Project	19
Figure 3.2	Passive Quenching and SPAD Model	21
Figure 3.3	Schematic SPAD Circuitry using LTSpice	22
Figure 3.4	Schematic of PQC Circuitry using LTSpice	23
Figure 3.5	Schematic of AQC with single ended input using LTSpice	24
Figure 3.6	Schematic of AQC with differential inputs using LTSpice	24
Figure 3.7	Schematic of AQC with single ended output using LTSpice	25
Figure 3.9	Schematic of PDC using LTSpice	28
Figure 3.10	Full schematic PQC SPAD using Mentor Graphics	29

Figure 3.11	Full schematic PQC SPAD using Cadence	29
Figure 3.12	Full schematic PQC SPAD using LTSpice	30
Figure 3.13	Full schematic of AQC with single ended input using LTSpice	30
Figure 3.14	Full schematic of AQC with differential inputs using LTSpice	31
Figure 3.15	Full schematic of AQC with single ended output using LTSpice	31
Figure 3.16	Full schematic of ARC LTSpice	32
Figure 4.1	Simulation of PQC SPAD when $R_L$ is 100 k $\Omega$ using Cadence with 130 nm CMOS Technology	36
Figure 4.2	Simulation of PQC SPAD when $R_L$ is 100 k $\Omega$ using LTSpice with 250 nm CMOS Technology	37
Figure 4.3	Simulation of PQC SPAD when $R_L$ is 500 k $\Omega$ using LTSpice with 250 nm CMOS Technology	37
Figure 4.4	Measured photon quenching using Mentor Graphics	38
Figure 4.5	Measured PQC photon quenching using LTSpice	38
Figure 4.6	Simulation of AQC SPAD with single ended input using LTSpice	39
Figure 4.7	Simulation of AQC SPAD with differential inputs using LTSpice	39
Figure 4.8	Simulation of AQC SPAD with single ended output using LTSpice	40
Figure 4.9	Simulation of ARC SPAD using LTSpice	40
Figure 4.10	Measured ARC photon quenching using LTSpice	41
Figure 4.11	Trend of $t_d$ versus $R_L$ using LTSpice	42
Figure 4.12	Trend of frequency versus $R_L$ using LTSpice	42
Figure 4.13	Trend of $t_d$ of actively quenched using LTSpice	44
Figure 4.14	Trend of frequency of actively quenched using LTSpice	44

## LIST OF ABBREVIATIONS

SPAD	-	Single Photon Avalanche Diode
PQC	-	Passive Quenching Circuit
AQC	-	Active Quenching Circuit
ARC	-	Active Recharge Circuit
CMOS	-	Complementary Metal Oxide Semiconductor
MOSFET	-	Metal Oxide Semiconductor Field Effect Transistor
PDC	-	Pulse Discriminator Circuit
EDA	-	Electronic Design Automation
TCAD	-	Technology Computer-Aided Design
ADC	-	Analogue to Digital Converter
PMT	-	Photomultiplier Tubes
RC	-	Resistor-Capacitor

## LIST OF SYMBOLS

$\Omega$	-	Ohm
V	-	Voltage
A	-	Ampere
W	-	Watts
Hz	-	Hertz
$t_r$	-	Recovery Time
$t_q$	-	Quenching Time
$t_d$	-	Dead Time
f	-	Frequency
$R_L$	-	Quenching Resistor or Load Resistor
$R_D$	-	SPAD Resistor
$R_S$	-	Sensing Resistor
$V_B$	-	Breakdown Voltage
$V_{BIAS}$	-	Excess Bias Voltage
$C_{AC}$	-	Junction Capacitance
$C_{AS}$	-	Stray of Anode Capacitance
$C_{CS}$	-	Stray of Cathode Capacitance
$I_D$	-	Drain Current
$P_D$	-	Power Dissipation

# CHAPTER 1

## INTRODUCTION

### 1.1 Introduction

Traditionally, photomultiplier tubes (PMTs) were introduced to be compared favorably to the advanced technological implementation of Silicon Photomultipliers, SiPMs or also known as Silicon Photon Avalanche Diode (SPAD) [14]. PMT was invented over 80 years ago to serve a purpose of detecting light at the single photon level. It offers limited detection efficiency for longer wavelengths and lower frequencies [15]. In the early 2000s, the invention of SPADs have been implemented within CMOS technology. SPAD is a photodetector that has radically increased their performance featuring high internal gain and single photon sensitivity for a significant role in a variety photon counting and photon timing applications. Since, the photon sensitivity of SPAD is high, thus it is favorable in detecting light at a high detecting rate in low light environment. Since the late 1900s, these SPADs applications are increased significantly. For instance, Light Detection and Ranging (LiDAR), quantum computing, quantum cryptography, Fluorescence Lifetime Imaging Microscopy (FLIM), Time-of-Flight (ToF) 3D imaging, and Time Correlated Single Photon Counting (TCSPC) [3]. SPADs are p-n junction, where the operation of the diode is occurred when the reverse bias voltage,  $V_{BIAS}$  exceeds the breakdown voltage,  $V_B$  [16]. In this state of operation, which is called the Geiger mode, the electrical field across the p-n junction is extremely high [3]. In order to allow the photon detection in SPAD detector, the quenching process is needed to operate below the excess avalanche breakdown current. When the avalanche current is cut off and  $V_{BIAS}$  is reset, then the photon is detected [1].

There are three types of quenching circuits: passive quenching, active quenching, and hybrid. This study will only concentrate into passive and active quenching. The previous project addressed the passive quenching SPAD. Based on previous project,

the passive quenching circuit is implemented using 130 nm and 250 nm by resulting the limitation of the performance in terms of frequency,  $f$  where it could only operates at the highest frequency of 1 GHz only which is equivalent to 1 Gcps and 1 ns of counting rate and dead time,  $t_d$ , respectively [10]. Based on previous passive quenching SPAD, the same design is constructed and simulated using LTSpice tool which is resulting the best frequency could reach up to 0.5 GHz equivalent to  $t_d$  of 2 ns. As a result, an active quenching SPAD is chosen for this project to overcome the performance drawbacks. Active quenching SPAD simulation model improves gain using submicron of 130 nm and 250 nm CMOS technology whenever weak photon signal is detected. In this project, the frequency is improved up to 2.0 GHz which is equivalent to 2.0 Gcps and 0.5 ns of counting rate and  $t_d$ , respectively. Moreover, the amplification of Geiger mode detection is observed for linear array design to obtain high sensitivity. The amplification scheme for photon detection is optimized from 0.5 GHz to 2.0 GHz.

## 1.2 Problem Statement

The association of SPAD model and active quenching is fully integrated by resulting more complex design as compared to passive quenching due to the additional components required in the design [5]. In order to detect the incoming photons, the high-speed detection rate is used in SPAD model. The limitation and extension of SPAD model is due to the leakage current [12] and high sensitivity [13], respectively. According to previous design, the implementation of SPAD with passive quenching circuit (PQC) or also known as current-mirror causing drawback of occupying on chip area consumption due to the utilization of high ohmic resistor [11]. Besides, the frequency could only reach at maximum of 1 GHz using Mentor Graphics [10]. Meanwhile, the frequency could obtain at maximum of 0.5 GHz using LTSpice. Furthermore, the PQC yields longer  $t_d$  and high power dissipation,  $P_D$  [5]. As a result, the SPAD model is ensemble with active quenching circuit (AQC) to overcome the constraints discussed. The frequency is pumped up from 0.5 GHz to 2.0 GHz alongside enhancing the counting rate. The performance of  $t_d$  and  $P_D$  are also improved. Moving on, the active quenched SPAD with improved amplification is design to achieve low voltage using submicron of 130 nm and 250 nm CMOS technology. Hence, the suitable tool is required to fulfill the design criteria.

In previous project, the Mentor Graphics Pyxis EDA program and Sil013 standard cell library is utilized to achieve the amplification scheme. A standard cell library used in Mentor Graphics Pyxis Electronic Design Automation (EDA) software is sil013 refers to 0.13  $\mu\text{m}$  CMOS process technology under silterra [17]. This software covers the full IC design flow from apprehending through concluding layout verification and analysis. Conversely, an alternative tool that could be used in this project that refer to a standard cell library of 130 nm is Cadence Design System [22]. By following the  $V_{DD}$  used in previous project, the value is sustained at 1.2 V for both previous and proposed design. The Cadence Design System toolchain is used to mimica conventional 130 nm CMOS technology process [23]. However, these tools require a license, which must be purchased and used within the timeframe specified. In order to resolve the license issue, then the implementation of quenching circuits is continued with 250 nm CMOS technology using LTSpice tool. It is a free computer program that implements a LTSpice simulator for electronic circuits. As a result, the likelihood of encountering a license tool issue as compared to Mentor Graphics and Cadence tools. The LTSpice tool improves the waveform viewer to speed up the simulation of regulators. [18]. The LTSpice tool is well-known for its usage in amplification schemes for avalanche photodiodes with higher supply voltages, such as  $V_{DD}$  at 2.5 V operating at 250 nm CMOS technology [19]. The functionality of this tool is similar to Mentor Graphics and Cadence tools which is used for integrated circuit (IC) design environments to the most perplex VLSI designs. A standard cell library is imported into the project to import a set of components of resistor-capacitor (RC)-level, and transistor-level such as NMOS and PMOS Metal Oxide Semiconductor Field Effect Transistor (MOSFET).

### **1.3 Objectives**

The goal of this project is to develop an actively quenched SPAD with improved amplification leveraging submicron of 130 nm and 250 nm CMOS technology. The designs are put into action using the Mentor Graphics Pyxis EDA, and Cadence Design System to simulate the constructed passive quenching SPAD circuit at 130 nm. Meanwhile, LTSpice XVII is used to simulate the passive and active quenching SPAD circuits at 250 nm. The objectives of this project are outlined below.



- i. To design the association of active quenching circuit with single pixel SPAD circuit using submicron of 130 nm and 250 nm CMOS technology.
- ii. To enhance the design by optimizing the amplification scheme of Geiger mode for photon detection operating at 2.0 GHz.
- iii. To characterize the performance of the actively quenched SPAD array with the proposed SPAD simulation model.

#### **1.4 Scope of Work**

This project is focused on modelling active quenching circuit and active recharge integrated with single pixel SPAD circuit with necessary sizing factor. Initially, the model is designed using 130 nm CMOS process via Mentor Graphics Pyxis EDA and Cadence Design System tool. The width and length size of the transistor used is 350 nm and 130 nm, respectively to quench the SPAD model. However, since the license for both tools got suspended, then the project is continued using LTSpice XVII tool. By sustaining the width size of the transistor, the length size is tuned to minimum of 250 nm. The increment of the length size affects the transistor gates such as it will longer the delay. The design of single pixel SPAD model consist of types of quenching circuits, transistor triggering SPAD or also known as SPAD detector circuit, and two stages amplifier for pulse discriminator circuit (PDC). The sorts of quenching circuits are built using previous and proposed solutions. The earlier design had a passive quenching circuit (PQC). Meanwhile, active quenching circuits (AQC) and passive quenching with active recharging circuit or also known as active recharge circuit (ARC) in short, are used in the recommended designs.

The characterization is carried out in accordance with previous findings and the recommended project design. The outcome will then be compared in order to benchmark performance. The SPAD simulation model is increased by optimizing signal recharging and quenching before transmitting to the PDC. Eventually, the voltage gain, frequency, counting rate, and sensitivity of the design specification will be evaluated. The drain current,  $I_D$  is mathematically computed to calculate  $P_D$  by sustaining the voltage supply. Simultaneously, the timing analysis and  $P_D$  are obtained. The physical layout simulation output is compared to the reference schematic circuit to confirm that both processes provide identical results.

## 1.5 Thesis Outlines

This thesis offers a research study on enhancing the amplification scheme for Geiger mode operation when a weak photon signal is detected in a low voltage CMOS technology. The outline for five chapters is described briefly below.

The first chapter is an introduction. Essentially, it outlines the context and purpose of the project. Then, it discloses the objectives, pros and cons in the problem statement and scope of work of this project.

Next, the second chapter gives an overview of the theoretical literature review. This chapter discussed and tabulated a strategy for identifying and investigating prior information and knowledge relevant to this thesis. In general, the discovery of diverse performance based on different sorts of length size of transistor in CMOS technology. Additionally, the SPAD detector in CMOS technology in the needed area is explored. The passive and active quenching designs associated with SPAD model are reviewed.

Furthermore, the third chapter describes the research methodology. The employment procedures and strategies in designing previous PQC SPAD and proposed AQC and ARC SPAD are discussed here. The high-level flowchart of the workflow based on project execution is provided to convey a better explanation. Technically, it explains the design steps using Cadence and LTSpice tools. The schematic circuitry for previous and proposed designs are provided here.

In forth chapter, it refers to the data interpretation and performance analysis. The summarization of the collected data such as parameters specification for SPAD quenching circuits and its simulation results of single pixel SPAD is made. The mathematical computation and summary of the parameters reviewed are also captured here.

This project will come to a close in Chapter 5. It summarizes the study findings, discusses the project's accomplishments and limitations. Moreover, it reflects the future recommendation to enhance the performance of the project.

## REFERENCES

- [1] Y. Xu, J. Lu and Z. Wu, "A Compact High-Speed Active Quenching and Recharging Circuit for SPAD Detectors," in *IEEE Photonics Journal*, vol. 12, no. 5, pp. 1-8, Oct. 2020.
- [2] R. Mita, G. Palumbot and G. Fallica, "A fast active quenching and recharging circuit for single-photon avalanche diodes," *Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005*, vol. 3, pp. 385-388, 2005.
- [3] D. L. Mohammadreza, J.-B. Kammerer, E. Aguénounon, D. Issartel, J.-B. Schell, S. Rink, A. Cathelin, F. Calmon, and W. Uhring, "An Ultrafast Active Quenching Active Reset Circuit with 50% SPAD Afterpulsing Reduction in a 28 nm FD-SOI CMOS Technology Using Body Biasing Technique," *Sensors* 21, no. 12: 4014, 2021.
- [4] D. Morrison, S. Kennedy, D. Delic, M. Yuce and J. Redouté, "A Triple Integration Timing Scheme for SPAD Time of Flight Imaging Sensors in 130 nm CMOS," *2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)*, pp. 13-16, 2018.
- [5] I. Vornicu, R. C.-Galán, B. P.-Verdú, and Á. R.-Vázquez, "Compact CMOS active quenching/recharge circuit for SPAD arrays," *International Journal of Circuit Theory and Applications*, 44, pp. 917 – 928, 2016.
- [6] J. Liu, Y. Xu, Y. Li, Z. Liu, and X. Zhao, "Exploiting the single-photon detection performance of InGaAs negative-feedback avalanche diode with fast active quenching," *Optics express*, 29(7), pp. 10150–10161, 2021.
- [7] M. A. R. Miah, Y. Jiang and Y. -H. Lo, "A Physics Based Unified Circuit Model for Single Photon and Analog Detector," in *IEEE Access*, vol. 9, pp. 129571-129581, 2021.
- [8] M. Renna, A. Ruggeri, M. Sanzaro, F. Villa, F. Zappa and A. Tosi, "High Detection Rate Fast-Gated CMOS Single-Photon Avalanche Diode Module," in *IEEE Photonics Journal*, vol. 12, no. 5, pp. 1-12, Oct. 2020.
- [9] S. Isaak and S. N. B. Bahador, "A Linear Array passively quenched Single Photon Avalanche Diode," *2015 IEEE Student Conf. Res. Dev. SCORED 2015*, pp. 441–446, 2015.

- [10] T. Y. Quan, "Design and Characterization of 8x1 Photon Counting Array in 0.13  $\mu\text{m}$  CMOS Technology at 1 GHz", pp. 1-52, 2020.
- [11] W. S. Wen, "A High Speed Geiger Mode Photodiode Gating Circuit Modelling Using MATLAB", pp. 1-38, 2018.
- [12] F. Acerbia and S. Gundacker, "Understanding and simulating SiPMs." *Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment*, vol. 926, pp. 16-35, 2019.
- [13] M. Stipčević, B. G. Christensen, P. G. Kwiat, and D. J. Gauthier, "Advanced active quenching circuit for ultra-fast quantum cryptography," *Opt. Express* 25(18), vol. 25, pp. 21861-21876, 2017.
- [14] Nolet, Frédéric, S. Parent, N. Roy, M.-O. Mercier, S. A. Charlebois, R. Fontaine, and J.-F. Pratte, "Quenching Circuit and SPAD Integrated in CMOS 65 nm with 7.8 ps FWHM Single Photon Timing Resolution," *Instruments* 2(4),19, vol. 2, 2018.
- [15] [15] M. M. Hayat, M. A. Itzler, D. A. Ramirez, and G. J. Rees, "Model for passive quenching of SPADs." *Proceedings of SPIE - The International Society for Optical Engineering*, vol. 7608, pp. 709-716. Jan 23, 2010.
- [16] E. Aguénounon, Safa Razavinejad, J. Schell, Mohammadreza Dolatpoor Lakeh, Wassim Khaddour, F. Dadouche, J. Kammerer, L. Fesquet, and W. Uhring, "Design and Characterization of an Asynchronous Fixed Priority Tree Arbiter for SPAD Array Readout," *Sensors (Basel, Switzerland)*, 21(12), vol. 21, 2021.
- [17] C. Callenberg, A. Lyons, D. den Brok, A. Fatima, A. Turpin, V. Zickus, L. Machesky, J. Whitelaw, D. Faccio, M.B. Hullin, "Super-resolution time-resolved imaging using computational sensor fusion," *Scientific Reports*, vol. 11, 2021.
- [18] E. Boopathy, M. Usha, R. Swathi, A. Usha, and N. Subhashree, "Design and analysis of high speed low area-power semi-custom standard library cells using 90nm MOCMOS technology." *Journal of Physics: Conference Series*, vol. 1362, 2019.
- [19] N. S. Kiran *et al.*, "A Quick and Power Efficient Controlled Voltage Level-Shifter using Cross-Coupled Network," *2021 Third International Conference on Inventive Research in Computing Applications (ICIRCA)*, pp. 60-65, 2021.

- [20] S. Pettinato, M. Girolami, R. Olivieri, A. Stravato, C. Caruso and S. Salvatori, "Time-Resolved Dosimetry of Pulsed Photon Beams for Radiotherapy Based on Diamond Detector," in *IEEE Sensors Journal*, vol. 22, no. 12, pp. 12348-12356, 15 June 15, 2022.
- [21] F. Yuan *et al.*, "A Novel High-Speed Photon Counting System with Programmed Dead Time," *2019 IEEE 4th Optoelectronics Global Conference (OGC)*, pp. 85-88, 2019.
- [22] H. Liu, Y. Zhang, X. Jiang and S. Zhang, "Design of switching power supply based on Cadence," *2017 First International Conference on Electronics Instrumentation & Information Systems (EIIS)*, pp. 1-4, 2017.
- [23] A. Pajkanovic, "A 130 nm Operational Amplifier: Design and Schematic Level Simulation," *2015 7th International Conference on Computational Intelligence, Communication Systems and Networks*, pp. 249-254, 2015.
- [24] G. D. Betta, L. Pancheri and D. Stoppa, "High-sensitivity photodetectors in CMOS technology for 3-D imaging," *LEOS 2008 - 21st Annual Meeting of the IEEE Lasers and Electro-Optics Society*, pp. 354-355, 2008.
- [25] A. Dalla Mora, A. Tosi, S. Tisa and F. Zappa, "Single-Photon Avalanche Diode Model for Circuit Simulations," in *IEEE Photonics Technology Letters*, vol. 19, no. 23, pp. 1922-1924, Dec.1, 2007.
- [26] I. Nissinen, J. Nissinen, P. Keränen, J. Kostamovaara, "On the effects of the time gate position and width on the signal-to-noise ratio for detection of Raman spectrum in a time-gated CMOS single-photon avalanche diode based sensor", *Sensors and Actuators B: Chemical*, vol. 241, pp. 1145-1152, 2017.
- [27] J. C. Varma, R. R. Reddy, and D. R. Devi, "Sub Threshold Level Shifters and Level Shifter with LEC for LSI's." *International Journal of Engineering and Advanced Technology (IJEAT)*, vol. 4, 2015, pp. 2249-8958.
- [28] [28] D. Sam Chrisvin, M. Dharshini, S. N. Senthilkumar and T. Jaspar Vinita Sundari, "Design and Study of 90nm CMOS Common Source 2.4 GHz Low Noise Amplifier," *2022 6th International Conference on Computing Methodologies and Communication (ICCMC)*, pp. 545-550, 2022.
- [29] F. Moulahcene, N.-E. Bouguechal , and Y. Belhadji, "A Low Power Low Noise Chopper-Stabilized Tow-stage Operational Amplifier for Portable Bio-potential Acquisition Systems Using 90 nm Technology", *International Journal of Hybrid Information Technology*, vol. 7, no. 6, pp. 25-42, 2014.

- [30] Eisele, Andreas, R. K. Henderson, B. Schmidtke, T. Funk, L. Grant, J. A. Richardson, and W. Freude, "185 MHz Count Rate, 139 dB Dynamic Range Single-Photon Avalanche Diode with Active Quenching Circuit in 130 nm CMOS Technology," *International Image Sensor Workshop, Japan*, pp. 278-281, 2011.