

SIMULATION OF IN-MEMORY LOGIC CIRCUIT BASED ON  
PROBABILISTIC MEMRISTOR USING LTSPICE

NG YUH CHYN

UNIVERSITI TEKNOLOGI MALAYSIA

SIMULATION OF IN-MEMORY LOGIC CIRCUIT BASED ON  
PROBABILISTIC MEMRISTOR USING LTSPICE

NG YUH CHYN

A project report submitted in partial fulfilment of the  
requirements for the award of the degree of  
Master of Engineering (Computer & Microelectronics System)

School of Electrical Engineering  
Faculty of Engineering  
Universiti Teknologi Malaysia

JULY 2022

## **DEDICATION**

This thesis is dedicated to my father, who taught me that the best kind of knowledge to have is that which is learned for its own sake. It is also dedicated to my mother, who taught me that even the largest task can be accomplished if it is done one step at a time.

## ACKNOWLEDGEMENT

In preparing this thesis, I was in contact with many people, researchers, academicians, and practitioners. They have contributed towards my understanding and thoughts. In addition, I wish to express my sincere appreciation to my main thesis supervisor, Dr Shaharin Fadzli bin Abd Rahman, for encouragement, guidance, critics and friendship. Without his continued support and interest, this thesis would not have been the same as presented here.

I am also indebted to Intel (M) Microelectronics Sdn Bhd for funding my master study. Apart from that, I able to access IEEE Xplore Library for relevant literature searching purpose under Intel's license.

My peers should also be recognised for their support. My sincere appreciation also extends to all my colleagues and others who have provided assist at various occasions. Their views and tips are useful indeed. Unfortunately, it is not possible to list all of them in this limited space. I am grateful to all my family members for their understanding too.

## ABSTRACT

Memristors are passive components with a varying resistance that depends on the previous voltage applied across the device. However, limited endurance of memristor devices and variations (both cycle-to-cycle and device-to-device) are important parameters to be considered in the evaluation especially in memristive logic families. There are a lot of factors on memristor variability, such as the influence of temperature, influence of switching the pulse parameters, influence of the concentration of oxygen vacancies, active dielectric layer structure and thickness as well as the influence of the parameters of conducting cell electrodes. In this work, only cycle-to-cycle variation is focus on both the deterministic and probabilistic behaviour in a memristor is being simulated and compared using LTSPICE software. Known or Mean Metastable Switch (MMS) SPICE model is being used to present the behaviour of a memristor. Monte Carlo simulation is applied to show the probabilistic behaviour in memristor. In summary, the best practical for probabilistic memristor model is within 50% range in terms of these model parameters (VON, VOFF, RON, ROFF). Besides, the impact of variability of memristors on the performance at in-memory logic circuit using different logic design styles such as Memristor-Aided Logic (MAGIC) and Memristor Ratioed Logic (MRL) are being implemented and analysed based on a universal NOR gate. The performance analysis of implementation of both MAGIC and MRL is carried out with respect to the functionality and sensitivity after applying the fluctuation. In this work, MRL design style is more robust and less affect by the cycle-to-cycle variability.

## ABSTRAK

Memristor ialah komponen pasif dengan rintangan yang berbeza-beza yang bergantung pada voltan sebelumnya yang digunakan pada peranti. Walau bagaimanapun, ketahanan terhadap peranti memristor dan variasi (kedua-dua kitaran-ke kitaran dan peranti-ke-peranti) adalah parameter penting untuk dipertimbangkan dalam penilaian terutamanya dalam keluarga logik memristif. Terdapat banyak faktor pada kebolehubahan memristor, seperti pengaruh suhu, pengaruh pensuisan parameter nadi, pengaruh kepekatan kekosongan oksigen, struktur dan ketebalan lapisan dielektrik aktif serta pengaruh parameter pengalir elektrod. Dalam kerja ini, hanya variasi kitaran ke kitaran difokuskan pada kedua-dua tingkah laku deterministik dan kemungkinan dalam memristor sedang disimulasikan dan dibandingkan menggunakan LTSPICE. Model SPICE Known atau Mean Metastable Switch (MMS) sedang digunakan untuk mempersembahkan gelagat memristor. Simulasi Monte Carlo digunakan untuk menunjukkan tingkah laku kebarangkalian dalam memristor. Secara ringkasnya, praktikal terbaik untuk model memristor kemungkinan adalah dalam julat 10% dari segi parameter model ini (VON, VOFF, RON, ROFF). Selain itu, kesan kebolehubahan memristor terhadap prestasi pada litar logik dalam memori menggunakan gaya reka bentuk logik yang berbeza seperti MAGIC dan MRL telah diterokai dan dianalisis berdasarkan gerbang NOR universal. Analisis prestasi pelaksanaan kedua-dua MAGIC dan MRL dijalankan berkenaan dengan fungsi dan sensitiviti selepas menggunakan turun naik. Dalam kerja ini, gaya reka bentuk MRL lebih teguh dan kurang dipengaruhi oleh kebolehubahan kitaran ke kitaran.

## TABLE OF CONTENTS

	<b>TITLE</b>	<b>PAGE</b>
	<b>DECLARATION</b>	<b>iii</b>
	<b>DEDICATION</b>	<b>iv</b>
	<b>ACKNOWLEDGEMENT</b>	<b>v</b>
	<b>ABSTRACT</b>	<b>vi</b>
	<b>ABSTRAK</b>	<b>vii</b>
	<b>TABLE OF CONTENTS</b>	<b>viii</b>
	<b>LIST OF TABLES</b>	<b>xi</b>
	<b>LIST OF FIGURES</b>	<b>xii</b>
	<b>LIST OF ABBREVIATIONS</b>	<b>xiv</b>
	<b>LIST OF SYMBOLS</b>	<b>xv</b>
	<b>LIST OF APPENDICES</b>	<b>xvi</b>
<b>CHAPTER 1</b>	<b>INTRODUCTION</b>	<b>1</b>
1.1	Background	1
1.2	Problem Statement	3
1.3	Research Objectives	3
1.4	Scope of Project	4
<b>CHAPTER 2</b>	<b>LITERATURE REVIEW</b>	<b>5</b>
2.1	Memristor: State-of-the-Art	5
2.2	Generalized Metastable Switch (MSS) or Known Memristor	7
2.3	Memristor Variability	9
2.4	Memristor-Based In-Memory Logic Circuit	10
	2.4.1 Memristor-Aided Logic (MAGIC)	10
	2.4.2 Memristor-Ratioed Logic (MRL)	11
2.5	Related Work	13
2.6	Research Gap	16

<b>CHAPTER 3</b>	<b>RESEARCH METHODOLOGY</b>	<b>17</b>
3.1	Introduction	17
3.2	Overall Research Flow	17
3.3	Memristor SPICE Model	19
3.4	Memristor IV Curve Simulation	21
3.5	Memristor Design Approaches	22
3.5.1	Memristor-Aided Logic (MAGIC)	22
3.5.2	Memristor Ratioed Logic (MRL)	24
<b>CHAPTER 4</b>	<b>PROJECT MANAGEMENT</b>	<b>26</b>
4.1	Introduction	26
4.2	Project Scheduled	26
4.3	Project Costing	27
<b>CHAPTER 5</b>	<b>RESULTS &amp; DISCUSSION</b>	<b>29</b>
5.1	Introduction	29
5.2	Known Memristor IV Curve Simulation	29
5.3	MAGIC NOR	32
5.3.1	MAGIC NOR Circuit	33
5.3.2	MAGIC NOR Logic Operation (Deterministic Model)	33
5.3.3	MAGIC NOR Logic Operation (Probabilistic Model)	35
5.3.4	Analysis of Impact of C2C Variability on MAGIC NOR	37
5.4	MRL NOR	40
5.4.1	MRL NOR Circuit	40
5.4.2	MRL NOR Logic Operation (Deterministic Model)	41
5.4.3	MRL NOR Logic Operation (Probabilistic Model)	41
5.4.4	Analysis of Impact of C2C Variability on MRL NOR	42
<b>CHAPTER 6</b>	<b>CONCLUSION</b>	<b>45</b>
6.1	Conclusion	45



6.2	Future Work	45
<b>REFERENCES</b>		<b>47</b>
<b>Appendices A – B</b>		<b>51 - 53</b>

## LIST OF TABLES

<b>TABLE NO.</b>	<b>TITLE</b>	<b>PAGE</b>
Table 2.1	Related Work	13
Table 3.1	Model Parameters in Knowm Memristor	19
Table 3.2	Truth Table of MAGIC NOR circuit	23
Table 3.3	Truth Table of MRL NOR circuit	25
Table 4.1	Gantt Chart for FYP1	26
Table 4.2	Gantt Chart for FYP2	27
Table 4.3	Project Costing	27
Table 5.1	Truth Table of MAGIC NOR	32
Table 5.2	Truth Table of MRL NOR	40

## LIST OF FIGURES

<b>FIGURE NO.</b>	<b>TITLE</b>	<b>PAGE</b>
Figure 2.1	The four fundamental two-terminal electronic devices [15]	5
Figure 2.2	Current versus voltage characteristic in a memristor [15]	6
Figure 2.3	Diagram with a simplified equivalent circuit [3]	7
Figure 2.4	Known Memristor Symbol [16]	8
Figure 2.5	Memristor Symbol with Current Flow [17]	8
Figure 2.6	Deterministic and Probabilistic IV Curve Comparison [20]	10
Figure 2.7	Schematic for MAGIC NOR gate [21]	11
Figure 2.8	Schematic for MRL NOR gate [17]	12
Figure 3.1	Overall Research Flow	18
Figure 3.2	Symbol of LTSPICE	20
Figure 3.3	Diagram that describe the functionality of the Known Memristor SPICE model	20
Figure 3.4	Memristor Model IV Simulation Circuit	21
Figure 3.5	MAGIC NOR Logic Circuit	22
Figure 3.6	MRL NOR Logic Circuit	24
Figure 5.1	Simulation for $y=0$ (Deterministic Model)	30
Figure 5.2	Simulation for $y=0.05$ (Probabilistic Model)	30
Figure 5.3	Simulation for $y=0.25$ (Probabilistic Model)	30
Figure 5.4	Simulation for $y=0.50$ (Probabilistic Model)	31
Figure 5.5	Simulation for $y=1.00$ (Probabilistic Model)	31
Figure 5.6	MAGIC NOR Schematic Diagram	33
Figure 5.7	MAGIC NOR Case A: $00=1$	34
Figure 5.8	MAGIC NOR Case B: $01=0$	34
Figure 5.9	MAGIC NOR Case C: $10=0$	34
Figure 5.10	MAGIC NOR Case D: $11=0$	35
Figure 5.11	MAGIC NOR Case A: $00=1$	35

Figure 5.12	MAGIC NOR Case B: 01=0	36
Figure 5.13	MAGIC NOR Case C: 10=0	36
Figure 5.14	MAGIC NOR Case D: 11=0	36
Figure 5.15	Chart of Rout vs 4 cases in Probabilistic Model (y=0.05)	37
Figure 5.16	Chart of Rout vs 4 cases in Probabilistic Model (y=0.25)	37
Figure 5.17	Chart of Rout vs 4 cases in Probabilistic Model (y=0.50)	38
Figure 5.18	Chart of Rout vs 4 cases in Probabilistic Model (y=1.00)	38
Figure 5.19	Line Graph of Margin vs y	39
Figure 5.20	MRL NOR Schematic Diagram	40
Figure 5.21	MRL NOR Operation (Deterministic Model)	41
Figure 5.22	MRL NOR Operation for y=0.50 (Probabilistic Model)	42
Figure 5.23	Chart of Vout vs 4 cases in Probabilistic Model (y=0.05)	42
Figure 5.24	Chart of Vout vs 4 cases in Probabilistic Model (y=0.25)	43
Figure 5.15	Chart of Vout vs 4 cases in Probabilistic Model (y=0.50)	43
Figure 5.15	Chart of Vout vs 4 cases in Probabilistic Model (y=1.00)	43

## LIST OF ABBREVIATIONS

FYP	-	Final Year Project
MAGIC	-	Memristor-Aided Logic
MRL	-	Memristor-Ratioed Logic
C2C	-	Cycle-to-cycle
D2D	-	Device-to-device
UTM	-	Universiti Teknologi Malaysia
HRS	-	High Resistance State
LRS	-	Low Resistance State
CMOS	-	Complementary Metal-Oxide Semiconductor
IoT	-	Internet of Things
RRAM	-	Resistive Random Access Memory
VLSI	-	Very Large Scale Integration

## LIST OF SYMBOLS

V	-	Voltage
q	-	Elementary Charge
k	-	Boltzmann Constant
f	-	Frequency
R	-	Resistance
$\tau$	-	Time Constant

## LIST OF APPENDICES

<b>APPENDIX</b>	<b>TITLE</b>	<b>PAGE</b>
Appendix A	Coding Known Memristor SPICE Model	51
Appendix B	TSMC 0.25 Parameter	52

# CHAPTER 1

## INTRODUCTION

### 1.1 Background

In 1965, Gordon E. Moore, the co-founder of Intel, postulated that the number of transistors on a microchip would double every two years which is referred to as Moore's Law [1]. Over the past few decades, the development of computing system has been the fastest growing technology, rely on shrinking the size of transistor to achieve more powerful device by following Moore's law. However, Moore's law might be ending since the size of transistor is reaching a physical limit. Obviously, an alternative computing approaches or new suitable devices has been explored in order to cope with the future challenges especially nowadays artificial intelligence (AI) application is in high demand which processes large amount of data. On the road towards next-generation chips, memristors, being a very promising technology that are highly scalable, reconfigurable and energy-efficient, could open up a new era in electronics.

The term memristor was described and named in 1971 by Leon Chua, completing the theory of the four basic electrical components which consists of resistor, inductor, and capacitor [2]. In other words, resistor holds the relation between current and voltage, the inductor holds the relationship between current and flux, and the capacitor holds the relation between voltage and charge, while the fourth passive device, memristor, should exist to hold the relationship between magnetic flux and charge. Hewlett Packard Laboratories (HP Lab) did the initial memristor device fabrication in 2008, which comprise of a 5nm stoichiometric  $\text{TiO}_2$  and an oxygen-deficient  $\text{TiO}_{2-x}$  layers covered by two platinum electrodes [3]. When a voltage is applied across the memristor, the oxygen deficiencies in the  $\text{TiO}_{2-x}$  layers migrate and leads to the changes of the thickness of the oxygen deficient layer and thus, the resistance of the memristor device change. They tend to stay in the same position after



the voltage source is removed due to the oxygen vacancies have a low mobility, this best describing the term, memristor, a contraction of “memory” and “resistor”, where the value of the resistance is retained even after the removal of the acting potential. Hence, memristor is also a non-volatile memory element. This property makes it useful in many important application areas such as digital circuits, biological and neuromorphic systems, computer technology as well as digital memory, neural networks and analog electronics, programmable logic and signal processing. Other than that, memristors are proven to have low power consumption [4] , low computational complexity [5], high endurance [6], fast switching speed [7], CMOS-compatibility for edge computing in IoT [8] as well as excellent scalability [9].

However, this non-volatile memory device shows inherent stochasticity in the operation due to the intrinsic variation in switching conductance caused by the inherent material property in memristor [10]. In this case, it can be classified into cycle-to-cycle (C2C) and device-to-device (D2D) variability. C2C relates to the random physical mechanisms behind the process while D2D links to the technological differences during fabrication process. A huge industrial exploitation of memristors is likely to be hindered by these phenomena, especially when it comes to non-volatile circuits. A better insight to show this fundamental problem is through the application of memristors especially the digital in-memory logic circuit. At present, memristor-based logic circuits can be divided into stateful and non-stateful categories, an example of stateful logic families would be Memristor-Aided Logic (MAGIC) and non-stateful can be represented by Memristor-Ratioed Logic (MRL) design style. Stateful logic is defined when the memristors fulfil two functions: firstly, using resistive states, the input data can be stored during computation; secondly, their internal resistive state is taken into consideration when performing logic computations. [11]

## **1.2 Problem Statement**

As a prospective candidate for future nonvolatile memory, memristors are extensively studied. Memristors has simple structure and great scalability, along with fast switching speed and compatible with silicon complementary metal-oxide-semiconductor (CMOS) technology to be applied for in-memory logic circuits. Some previous work proposed memristor-based logic gate is built upon deterministic model and accurate bit-stream. However, circuit design relies heavily on memristor variability, which needs to be addressed in the modeling context. The creation (set process) and destruction (reset process) of conductive filaments at atomic scale in a memristor are related with diffusion, nucleation and redox which is considered as random processes connected to physical mechanisms, thus results in the resistive switching stochasticity property in memristor device since memristors are based on resistive switching of filamentary nature. However, this project only focuses on the cycle-to-cycle variability in memristor devices which is a more intrinsic problem than the device-to-device variability, because device-to-device variability depends on the fabrication process, and better uniformity control of the processes may improve the device-to-device uniformity. The question in this research would be: How this variability can affect the performance towards different logic design styles of memristor-based logic circuit?

## **1.3 Research Objectives**

The objectives of this project are:

1. To simulate and compare both the deterministic and probabilistic behavior in a memristor using LTSPICE.
2. To implement two memristors-based logic circuit design styles on a universal NOR gate.
3. To compare and analyze the impact of variability of memristors on the performance at in-memory logic circuit using different logic design styles.

## **1.4 Scope of Project**

The scope of project is described as following:

- Known SPICE model [12] with Monte Carlo simulation to show probabilistic behavior
- Only consider cycle-to-cycle variation
- Implementation on 3 different logic design styles, such as MAGIC and MRL
- Digital logic circuit used is a NOR gate
- Performance comparison will base on the functionality and sensitivity

## REFERENCES

- [1] Moore, G.E., *Cramming more components onto integrated circuits*. 1965, McGraw-Hill New York.
- [2] Chua, L., *Memristor-the missing circuit element*. IEEE Transactions on circuit theory, 1971. **18**(5): p. 507-519.
- [3] Strukov, D.B., et al., *The missing memristor found*. nature, 2008. **453**(7191): p. 80-83.
- [4] Pickett, M.D. and R.S. Williams, *Sub-100 fJ and sub-nanosecond thermally driven threshold switching in niobium oxide crosspoint nanodevices*. Nanotechnology, 2012. **23**(21): p. 215202.
- [5] Kvatinsky, S., et al., *TEAM: Threshold adaptive memristor model*. IEEE transactions on circuits and systems I: regular papers, 2012. **60**(1): p. 211-221.
- [6] Lee, M.-J., et al., *A fast, high-endurance and scalable non-volatile memory device made from asymmetric Ta<sub>2</sub>O<sub>5</sub>-x/TaO<sub>2</sub>-x bilayer structures*. Nature materials, 2011. **10**(8): p. 625-630.
- [7] Torrezan, A.C., et al., *Sub-nanosecond switching of a tantalum oxide memristor*. Nanotechnology, 2011. **22**(48): p. 485203.
- [8] Xia, Q., et al., *Memristor- CMOS hybrid integrated circuits for reconfigurable logic*. Nano letters, 2009. **9**(10): p. 3640-3645.
- [9] Pi, S., P. Lin, and Q. Xia, *Cross point arrays of 8 nm × 8 nm memristive devices fabricated with nanoimprint lithography*. Journal of Vacuum Science & Technology B, Nanotechnology and Microelectronics: Materials, Processing, Measurement, and Phenomena, 2013. **31**(6): p. 06FA02.
- [10] Liao, Z., J. Fu, and J. Wang, *Level Scaling and Pulse Regulating Methods to Mitigate Cycle-to-cycle Variation in Memristor Based Learning System*. 2020.
- [11] Escudero López, M., *Reliability-aware circuit design to mitigate impact of device defects and variability in emerging memristor-based applications*. 2020.
- [12] Yakopcic, C., et al., *Generalized memristive device SPICE model and its application in circuit design*. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2013. **32**(8): p. 1201-1214.

- [13] Rose, G.S. *Overview: Memristive devices, circuits and systems*. in *Proceedings of 2010 IEEE International Symposium on Circuits and Systems*. 2010. IEEE.
- [14] Chua, L.O., *The fourth element*. Proceedings of the IEEE, 2012. **100**(6): p. 1920-1927.
- [15] Rao, R.J.M., *What is a Memristor? Principle, Advantages, Applications*.
- [16] Campbell, D.K. *Known SDC Memristors*. 2019, October 6; Available from: <https://knowm.com/>.
- [17] Kvatinsky, S., et al. *MRL—Memristor ratioed logic*. in *2012 13th International Workshop on Cellular Nanoscale Networks and their Applications*. 2012. IEEE.
- [18] Chen, A. and M.-R. Lin. *Variability of resistive switching memories and its impact on crossbar array performance*. in *2011 International Reliability Physics Symposium*. 2011. IEEE.
- [19] Guan, X., S. Yu, and H.-S.P. Wong, *On the switching parameter variation of metal-oxide RRAM—Part I: Physical modeling and simulation methodology*. IEEE Transactions on electron devices, 2012. **59**(4): p. 1172-1182.
- [20] Salvador, E., et al., *SPICE modeling of cycle-to-cycle variability in RRAM devices*. Solid-State Electronics, 2021. **185**: p. 108040.
- [21] Kvatinsky, S., et al., *MAGIC—Memristor-aided logic*. IEEE Transactions on Circuits and Systems II: Express Briefs, 2014. **61**(11): p. 895-899.
- [22] Lee, J.-H., et al., *Exploring cycle-to-cycle and device-to-device variation tolerance in MLC storage-based neural network training*. IEEE Transactions on Electron Devices, 2019. **66**(5): p. 2172-2178.
- [23] Nigus, M., R. Priyadarshini, and R. Mehra, *Stochastic and novel generic scalable window function-based deterministic memristor SPICE model comparison and implementation for synaptic circuit design*. SN Applied Sciences, 2020. **2**(1): p. 1-20.
- [24] Molter, T.W. and M.A. Nugent. *The generalized metastable switch memristor model*. in *CNNA 2016; 15th International workshop on cellular nanoscale networks and their applications*. 2016. VDE.
- [25] Joglekar, Y.N. and S.J. Wolf, *The elusive memristor: properties of basic electrical circuits*. European Journal of physics, 2009. **30**(4): p. 661.

- [26] Biolek, Z., D. Biolek, and V. Biolkova, *SPICE Model of Memristor with Nonlinear Dopant Drift*. Radioengineering, 2009. **18**(2).
- [27] Mladenov, V. and S. Kirilov, *A nonlinear drift memristor model with a modified biolek window function and activation threshold*. Electronics, 2017. **6**(4): p. 77.
- [28] Shi, M., Y. Yu, and Q. Xu, *Window function for fractional - order HP non - linear memristor model*. IET Circuits, Devices & Systems, 2018. **12**(4): p. 447-452.
- [29] Yakopcic, C., et al., *A memristor device model*. IEEE electron device letters, 2011. **32**(10): p. 1436-1438.
- [30] Ali, K.A., et al., *Hybrid memristor-cmos implementation of combinational logic based on x-mrl*. Electronics, 2021. **10**(9): p. 1018.
- [31] Escudero, M., et al., *Memristive logic in crossbar memory arrays: Variability-aware design for higher reliability*. IEEE Transactions on Nanotechnology, 2019. **18**: p. 635-646.