

AN EFFICIENT MARCH (5n) FSM-BASED MEMORY BUILT-IN SELF-TEST
(MBIST) ARCHITECTURE WITH DIAGNOSIS CAPABILITIES

NG KOK HENG

UNIVERSITI TEKNOLOGI MALAYSIA

AN EFFICIENT MARCH (5n) FSM-BASED MEMORY BUILT-IN SELF-TEST
(MBIST) ARCHITECTURE WITH DIAGNOSIS CAPABILITIES

NG KOK HENG

A project report submitted in partial fulfilment of the
requirements for the award of the degree of
Master of Engineering (Computer and Microelectronic Systems)

School of Electrical Engineering
Faculty of Engineering
Universiti Teknologi Malaysia

JULY 2022

DEDICATION

This report is dedicated to my father, who taught me that the best kind of knowledge is learned for its own sake. It is also dedicated to my mother, who taught me that even the largest task can be accomplished if it is done one step at a time.

ACKNOWLEDGEMENT

In preparing this thesis, I was in contact with many people, researchers, academicians, and practitioners. They have contributed to my understanding and thoughts. In particular, I wish to express my sincere appreciation to my main project supervisor, Ts Dr Nurul Ezaila Binti Alias, for her encouragement, guidance, critics and friendship. Without her continued support and interest, this report would not have been the same as presented here.

I am also indebted to Intel Microelectronics (M) Sdn. Bhd for funding Master of Engineering (Computer and Microelectronic Systems) study. Librarians at UTM, also deserve special thanks for their assistance in supplying the relevant literature.

My fellow postgraduate student should also be recognised for their support. My sincere appreciation also extends to all my colleagues and others who have assisted on various occasions. Their views and tips are useful indeed. Unfortunately, it is not possible to list all of them in this limited space. I am grateful to all my family members.

ABSTRACT

In deep submicron Systems-on-Chip, embedded memories are consuming a growing part of the die area. The manufacturing test of embedded memory is a critical stage in the SoC production process that screens out faulty chips and speeds up the volume production of new manufacturing technology. Memory Build-In Self-Test or MBIST is a standard mechanism to test the memory arrays and potentially detect all of the faults that may be present inside memory cells using an effective collection of algorithms. However, a massive number of memory cells wrapped by BIST logic can result in substantial overhead in wiring and gate area, and also a detrimental influence on memory performance. Therefore, new MBIST designs for advanced SoCs that address the challenges must be explored to reduce the overall cost of manufacturing tests. It is important to choose the appropriate level of algorithmic coverage and diagnosis for a range of array sizes. The March 5n algorithm proven the alternative form of March-based algorithm with better test length has achieved shorter test time than conventional MATS++ algorithms without penalizing the fault coverage. This memory testing algorithm and architecture suit the needs for fast array testing to get the products to market in the quickest fashion. However, the previous work is extendable for inversion coupling fault detection and repair support. Therefore, the March 5n architecture is utilized as the foundation in this project. An improved March 5n architecture is proposed to extend its properties in terms of fault coverage and diagnosis capabilities to allow memory failure analysis. Block of March algorithms, an address generator, data generator, diagnosis module, and redundancy logic are the components of the targeted BIST architecture. Extensive circuitry from the previous architecture will be implemented to achieve the goals. The additional logic will accumulate the fault information and its corresponding diagnosis results will report during the memory testing. Synopsys Electronic Design Automation tools (VCS, Design Compiler and Verdi) are utilized in synthesising and evaluating the performance in terms of speed, area, power and fault coverage. Several reports and waveforms are generated and simulated for evaluation. The outcome of this project has demonstrated that adding more logic can enhance the capability for diagnosis and enable redundant programming to replace the defective cell. Besides, the inversion coupling fault coverage using the March 5n is verified to be functioning as intended. Speed up of the redundant memory space allocation in a repair mechanism is achieved with the proposed architecture due to the ability to keep track of each failure signature of memory when tested. In comparison to earlier work, the improved architecture has generally enhanced maximum clock speeds by almost 8% and decreased power dissipation by about 6%. However, higher speed and functionality are obtained at the cost of 4% of the area overhead.

ABSTRAK

Dalam submicron Systems-on-Chip yang mendalam, memori tertanam memakan bahagian yang semakin meningkat dari kawasan cetakan. Ujian pembuatan memori terbenam ialah peringkat kritikal dalam proses pengeluaran SoC yang menapis cip yang rosak dan mempercepatkan volum pengeluaran teknologi pembuatan baharu. Ujian Kendiri Binaan Memori atau MBIST ialah mekanisme standard untuk menguji tatasusunan memori dan berkemungkinan mengesan semua kerosakan yang mungkin terdapat di dalam sel memori menggunakan koleksi algoritma yang berkesan. Walau bagaimanapun, sejumlah besar sel memori yang dibalut oleh logik BIST boleh mengakibatkan overhead yang besar dalam kawasan pendawaian dan pintu, dan juga pengaruh yang memudaratkan pada prestasi ingatan. Oleh itu, reka bentuk MBIST baharu untuk SoC termaju yang menangani cabaran mesti diterokai untuk mengurangkan kos keseluruhan ujian pembuatan. Adalah penting untuk memilih tahap liputan dan diagnosis algoritma yang sesuai untuk julat saiz tatasusunan. Algoritma March $5n$ membuktikan bentuk alternatif algoritma berasaskan March dengan panjang ujian yang lebih baik telah mencapai masa ujian yang lebih singkat daripada algoritma MATS++ konvensional tanpa menghukum liputan kerosakan. Algoritma dan seni bina ujian memori ini sesuai dengan keperluan untuk ujian tatasusunan pantas untuk memasarkan produk dengan cara yang paling pantas. Walau bagaimanapun, kerja sebelumnya boleh dilanjutkan untuk pengesanan kerosakan gandingan penyongsangan dan sokongan pembaikan. Oleh itu, seni bina March $5n$ digunakan sebagai asas dalam projek ini. Seni bina March $5n$ yang dipertingkatkan dicadangkan untuk melanjutkan sifatnya dari segi liputan kerosakan dan keupayaan diagnosis untuk membolehkan analisis kegagalan ingatan. Algoritma Blok March, penjana alamat, penjana data, modul diagnosis dan logik redundansi ialah komponen seni bina BIST yang disasarkan. Litar yang luas daripada seni bina sebelumnya akan dilaksanakan untuk mencapai matlamat. Logik tambahan akan mengumpul maklumat kesalahan dan keputusan diagnosis yang sepadan akan dilaporkan semasa ujian ingatan. Alat Automasi Reka Bentuk Elektronik Synopsys (VCS, Design Compiler dan Verdi) digunakan dalam mensintesis dan menilai prestasi dari segi kelajuan, kawasan, kuasa dan liputan kerosakan. Beberapa laporan dan bentuk gelombang dijana dan disimulasikan untuk penilaian. Hasil projek ini telah menunjukkan bahawa menambah lebih logik boleh meningkatkan keupayaan untuk diagnosis dan membolehkan pengaturcaraan berlebihan menggantikan sel yang rosak. Selain itu, liputan kerosakan gandingan penyongsangan menggunakan March $5n$ disahkan berfungsi seperti yang dimaksudkan. Mempercepatkan peruntukan ruang memori yang berlebihan dalam mekanisme pembaikan dicapai dengan seni bina yang dicadangkan kerana keupayaan untuk menjejaki setiap tandatangan kegagalan memori apabila diuji. Berbanding dengan kerja terdahulu, seni bina yang dipertingkatkan secara amnya telah meningkatkan kelajuan jam maksimum sebanyak hampir 8% dan mengurangkan pelepasan kuasa sebanyak kira-kira 6%. Walau bagaimanapun, kelajuan dan kefungsi yang lebih tinggi diperoleh dengan kos 4% daripada overhead kawasan.

TABLE OF CONTENTS

| | TITLE | PAGE |
|------------------|------------------------------|-------------|
| | DECLARATION | iii |
| | DEDICATION | iv |
| | ACKNOWLEDGEMENT | v |
| | ABSTRACT | vi |
| | ABSTRAK | vii |
| | TABLE OF CONTENTS | viii |
| | LIST OF TABLES | x |
| | LIST OF FIGURES | xi |
| | LIST OF ABBREVIATIONS | xiv |
| | LIST OF SYMBOLS | xv |
| | LIST OF APPENDICES | xvi |
| CHAPTER 1 | INTRODUCTION | 1 |
| 1.1 | Problem Background | 1 |
| 1.2 | Problem Statement | 2 |
| 1.3 | Research Goal | 4 |
| | 1.3.1 Research Objectives | 4 |
| 1.4 | Research Scopes | 4 |
| CHAPTER 2 | LITERATURE REVIEW | 5 |
| 2.1 | Introduction | 5 |
| 2.2 | State-of-the-Arts | 7 |
| | 2.2.1 Fault coverage | 7 |
| | 2.2.2 MBIST Architecture | 9 |
| 2.3 | Research Gap | 15 |
| CHAPTER 3 | RESEARCH METHODOLOGY | 17 |
| 3.1 | Introduction | 17 |
| 3.2 | Project Flow | 18 |

| | | |
|------------------|---------------------------------------|----------------|
| 3.2.1 | Design Specification | 18 |
| 3.2.2 | Proposed RTL Design | 19 |
| 3.2.2.1 | Inversion Coupling Fault Coverage | 22 |
| 3.2.2.2 | Diagnosis and Repair | 23 |
| 3.2.3 | RTL Verification | 26 |
| 3.2.4 | Logic Synthesis | 27 |
| 3.2.5 | Performance Evaluation | 29 |
| 3.3 | Summary | 30 |
| CHAPTER 4 | RESULT AND DISCUSSION | 31 |
| 4.1 | Introduction | 31 |
| 4.2 | Result and Discussion | 31 |
| 4.2.1 | Functional Simulation | 31 |
| 4.2.2 | Functional Simulation on Repair | 37 |
| 4.2.3 | Speed Performance Evaluation | 45 |
| 4.2.4 | Area Performance Evaluation | 46 |
| 4.2.5 | Power Performance Evaluation | 47 |
| 4.3 | Summary | 49 |
| CHAPTER 5 | CONCLUSION AND RECOMMENDATIONS | 50 |
| 5.1 | Research Outcomes | 50 |
| 5.2 | Contributions to Knowledge | 50 |
| 5.3 | Future Works | 51 |
| | REFERENCES | 52 |
| | Appendices A – N | 55 – 76 |
| | LIST OF PUBLICATIONS | 76 |

LIST OF TABLES

| TABLE NO. | TITLE | PAGE |
|------------------|---|-------------|
| Table 2.1 | March algorithms description | 7 |
| Table 2.2 | Fault coverage and operation of different algorithms [12] | 8 |
| Table 2.3 | Summary of literature review | 14 |
| Table 3.1 | Specification of the proposed design | 18 |
| Table 3.2 | List of libraries to implement synthesise | 29 |
| Table 3.3 | Performance metrics utilized for evaluation | 30 |
| Table 4.1 | Fault detection summary | 44 |
| Table 4.2 | Comparison of speed | 45 |
| Table 4.3 | Comparison of the total area | 46 |
| Table 4.4 | Comparison of total power dissipation | 48 |
| Table 4.5 | Summary of performance | 49 |

LIST OF FIGURES

| FIGURE NO. | TITLE | PAGE |
|-------------------|---|-------------|
| Figure 2.1 | State transition diagram model for SAF and TF [7] | 6 |
| Figure 2.2 | March 5n FSM-based MBIST block diagram [5] | 9 |
| Figure 2.3 | March 5n FSM-based ASM chart [5] | 10 |
| Figure 2.4 | Fast BIST block diagram [2] | 11 |
| Figure 2.5 | Memory associations example [14] | 12 |
| Figure 2.6 | Block diagram of ECC module implementation [16] | 13 |
| Figure 3.1 | High level of project flow | 17 |
| Figure 3.2 | Tcl script to run VCS flow | 19 |
| Figure 3.3 | MBIST architecture | 20 |
| Figure 3.4 | MBIST controller FSM flow | 21 |
| Figure 3.5 | State diagram for good cells and CFin [7] | 22 |
| Figure 3.6 | Diagnosis module flow | 23 |
| Figure 3.7 | Diagnosis and repair architecture | 24 |
| Figure 3.8 | Redundancy logic programming flow | 25 |
| Figure 3.9 | RTL verification flow using VCS | 26 |
| Figure 3.10 | Tcl script to run VCS | 27 |
| Figure 3.11 | Tcl script to generate simulation waveform | 27 |
| Figure 3.12 | Logic Synthesis Flow using Design Compiler | 28 |
| Figure 3.13 | Tcl scrips to run DC flow | 28 |
| Figure 4.1 | March 5n MBIST simulation in fault-free model | 32 |
| Figure 4.2 | March 5n MBIST simulation in SAF model | 33 |
| Figure 4.3 | March 5n MBIST simulation in TF model | 33 |
| Figure 4.4 | March 5n MBIST simulation in AF model | 34 |
| Figure 4.5 | March 5n MBIST simulation in CFin model | 34 |
| Figure 4.6 | MATS++ MBIST simulation in fault-free model | 35 |

| | | |
|-------------|--|----|
| Figure 4.7 | MATS++ MBIST simulation in SAF model | 35 |
| Figure 4.8 | MATS++ MBIST simulation in TF model | 36 |
| Figure 4.9 | MATS++ MBIST simulation in AF model | 36 |
| Figure 4.10 | MATS++ MBIST simulation in CFin model | 36 |
| Figure 4.11 | March 5n MBIST repair simulation in SAF model (zoom full) | 37 |
| Figure 4.12 | March 5n MBIST SAF detection simulation (first fault) | 38 |
| Figure 4.13 | March 5n MBIST SAF detection simulation (second fault) | 38 |
| Figure 4.14 | March 5n MBIST SAF repair simulation (first fault) | 38 |
| Figure 4.15 | March 5n MBIST SAF repair simulation (second fault) | 39 |
| Figure 4.16 | March 5n MBIST repair simulation in TF model (zoom full) | 39 |
| Figure 4.17 | March 5n MBIST TF detection simulation (first fault) | 39 |
| Figure 4.18 | March 5n MBIST TF detection simulation (second fault) | 40 |
| Figure 4.19 | March 5n MBIST TF repair simulation (first fault) | 40 |
| Figure 4.20 | March 5n MBIST TF repair simulation (second fault) | 41 |
| Figure 4.21 | March 5n MBIST repair simulation in AF model (zoom full) | 41 |
| Figure 4.22 | March 5n MBIST AF detection simulation (first fault) | 41 |
| Figure 4.23 | March 5n MBIST AF detection simulation (second fault) | 42 |
| Figure 4.24 | March 5n MBIST AF repair simulation (first fault) | 42 |
| Figure 4.25 | March 5n MBIST AF repair simulation (second fault) | 42 |
| Figure 4.26 | March 5n MBIST repair simulation in CFin model (zoom full) | 43 |
| Figure 4.27 | March 5n MBIST CFin detection simulation (first fault) | 43 |
| Figure 4.28 | March 5n MBIST CFin detection simulation (second fault) | 43 |
| Figure 4.29 | March 5n MBIST CFin repair simulation (first fault) | 43 |
| Figure 4.30 | March 5n MBIST CFin repair simulation (second fault) | 44 |
| Figure 4.31 | Comparison of critical path delay | 45 |
| Figure 4.32 | Comparison of the total area | 47 |
| Figure 4.33 | Comparison of total power | 48 |

LIST OF ABBREVIATIONS

| | | |
|-------|---|------------------------------|
| AF | - | Address-decoder Fault |
| BIRA | - | Built-In Repair Analysis |
| CFin | - | Inversion Coupling Fault |
| DPM | - | Defect Per Million |
| ECC | - | Error Correction Code |
| EDA | - | Electronic Design Automation |
| MBIST | - | Memory Built-In Self-Test |
| SAF | - | Stuck-At Fault |
| SoC | - | System-on-Chip |
| SRAM | - | Static Random-Access Memory |
| TF | - | Transition Fault |

LIST OF SYMBOLS

| | | |
|----|---|--|
| ↑ | - | Rising transition of a memory cell |
| ↑↑ | - | Increasing memory addressing order |
| ↓ | - | Falling transition of a memory cell |
| ↓↓ | - | Decreasing memory addressing order |
| ↕ | - | Complement contents of a memory cell |
| ↕↕ | - | Either increasing or decreasing memory address order |
| r0 | - | Read a 0 from the memory location |
| r1 | - | Read a 1 from the memory location |
| ra | - | Read address value from the memory location |
| rb | - | Read complement address value from the memory location |
| w0 | - | Write a 0 to the memory location |
| w1 | - | Write a 1 to the memory location |
| wa | - | Write address value to the memory location |
| wb | - | Write complement address value to the memory location |

LIST OF APPENDICES

| APPENDIX | TITLE | PAGE |
|-----------------|---|-------------|
| Appendix A | MBIST Design | 54 |
| Appendix B | MBIST Testbench | 62 |
| Appendix C | Timing Report of March 5n with 2kb memory | 64 |
| Appendix D | Timing Report of March 5n with 4kb memory | 65 |
| Appendix E | Timing Report of MAT++ with 2kb memory | 66 |
| Appendix F | Timing Report of MAT++ with 4kb memory | 67 |
| Appendix G | Area Report of March 5n with 2kb memory | 68 |
| Appendix H | Area Report of March 5n with 4kb memory | 69 |
| Appendix I | Area Report of MAT++ with 2kb memory | 70 |
| Appendix J | Area Report of MAT++ with 4kb memory | 71 |
| Appendix K | Power Report of March 5n with 2kb memory | 72 |
| Appendix L | Power Report of March 5n with 4kb memory | 73 |
| Appendix M | Power Report of MAT++ with 2kb memory | 74 |
| Appendix N | Power Report of MAT++ with 4kb memory | 75 |

CHAPTER 1

INTRODUCTION

1.1 Problem Background

Memory arrays are essential parts of microprocessors and System-on-Chips (SoC). As Moore's Law is driving the CMOS technology scaling, it brings a linear improvement in SRAM density. As a result, the demand for memories and their size in these products has constantly grown throughout the years. Memory failures are more common than logic faults because memories are dense and designed limited to the technology [1]. Thus, verification of functional memories is an important aspect of any SoC design cycle as it allows the designer to identify possible memory faults ahead of time. Effective memory testing and rapid memory problem diagnostics are important in the competition to bring another next-generation device to the market. In a high-density SRAM, the timing margins and a large number of states are highly prone to faults like Stuck-At-Faults, Address-decoder-Faults and Transition-Faults which are caused by gross significant flaws. All of them must be screened to meet the product's low Defect Per Million (DPM) goals.

The common method utilized to test embedded memories automatically is Memory Built-in Self-Test (MBIST) solutions. MBIST is a standard approach to test the embedded memory arrays for functionality and potentially detect all of the faults that may be present inside the memory cells by performing reads and writes sequences using an effective collection of algorithms. MBIST offers low cost in tests due to the reduction of dependency on external electrical testing using an Automatic Test Equipment (ATE). As memory cells are made up of transistors or capacitors, logic gates cannot be used to model them. Memory testing cannot use structural tests based on gate-level netlists. Memory cores have a very regular structure due to equivalent memory blocks and incredibly basic functional operations which are mainly read and write, making them ideal for functional testing. Functional test programmes for

embedded memory cores may be built via compact and flexible on-chip test pattern generators, unlike random logic testing, which requires a huge library of deterministic test patterns to get the needed fault coverage. Additionally, as written data in a fault-free memory remains unchanged, predicted responses can be simply re-generated on-chip, and output responses could be checked using minimal overhead comparison circuitry. As a result, the memory BIST circuit has fewer components than the logic BIST circuit. Memory BIST has developed as a state-of-the-art technique in the industry due to its deterministic nature.

Embedded memory arrays have the same test issues as SOCs since they are components of a SOC. The cost of testing embedded memory, on the other hand, has its characteristics, which are determined by three primary factors including cost of ATEs, manufacturing testing time and BIST area overhead. Reduced testability, high amount of test data, heterogeneous IP cores and at-speed testing are all difficulties that may be overcome by using programmable embedded memory BIST systems. However, because a single SOC may have dozens or hundreds of different memory cores, power-constrained test scheduling is required to save testing time. Furthermore, a large number of memory blocks surrounded by BIST circuitry will result in significant routing and gate area overhead, as well as a negative impact on memory performance. To minimise the total cost of manufacturing tests, new memory BIST designs for complex SOCs that meet the foregoing concerns must be investigated.

1.2 Problem Statement

As the density of transistors keeps increasing with the advancement of technology, the demand for larger memories is also increasing and thus making memory array testing becomes a challenging task. The memory tests are expected to deliver the best fault coverage possible and short Time-To-Market and low DPM. However, existing algorithms offer high coverage but are usually coupled with a long test time. The test time highly depends on the operation count of an algorithm. A higher operation count of a test consumes a longer test time. A complex algorithm provides a good fault coverage but a long test time. To reduce test time, simply increasing

operating frequency is not an ideal option since it may cause signatures in the memory to be corrupted. MBIST may begin to experience unintended errors at a higher frequency, which may result in unexpected behaviour [2]. Furthermore, testing every Byte of memory on an SoC becomes time expensive due to a large amount of memory present. Therefore, an optimum balance between fault coverage and test time is necessary to identify possible memory faults. MBIST mechanism has to be optimised for faster memory validation to reduce the time-to-market of the product.

The growing memory content of SoCs has a proportional influence on-chip yield, demanding comprehensive testing of all integrated memories. Thus, simply detecting memory defects in SoCs is no longer sufficient to get a high yield [3]. One approach to address this issue is to add redundant memory locations to the memory. The address mapping of the fault-free working memory can be programmable within certain restrictions. To accomplish memory repair, a diagnosis module is required to identify the faulty location [4]. Fault address and data collection are carried out during testing to allow the redundancy programming but area overhead will induce by the additional circuitry. Thus, the balance trade-off between speed, area and power of the MBIST architecture with the repairable feature are important criteria to achieve this goal. Hence, MBIST design is more beneficial from low area overhead redundancy logic to improve the yield.

1.3 Research Goal

1.3.1 Research Objectives

The objectives of the research are:

1. To design an improved March 5n MBIST architecture (from the previous work) with better fault coverage and diagnosis capabilities by implementing a diagnosis module.
2. To simulate and evaluate the proposed March 5n and MATS++ MBIST design in terms of speed, power, area, and fault coverage with the previous work using Synopsys EDA tools.

1.4 Research Scopes

The scope of this study has been narrowed to clarify the issue and conduct a more thorough investigation. The scope of this project included:

1. Fault diagnosis coverage in this project is focusing on Stuck-At Faults, Address Decoder Faults, Transition Faults and Inversion Coupling Faults only.
2. MBIST performance evaluation is based on the improved March 5n FSM-Based architecture and the memory used for validation is 1kb (32×2^5) and 2kb (32×2^6).
3. Synopsys EDA tools are utilized for synthesis and the target library is *cb13fs120_tsmc_max* (130 nm technology).
4. The design constraints in this project are proliferated from previous work [5].

REFERENCES

- [1] P. Arora, P. Gallagher and S. L. Gregor, "Core Test Language based High Quality Memory Testing and Repair Methodology," *2021 IEEE International Test Conference India (ITC India)*, pp. 1-6, 2021.
- [2] S. N. Bagewadi, S. Shadab and J. Roopa, "Fast BIST Mechanism for Faster Validation of Memory Array," *2019 4th International Conference on Recent Trends on Electronics, Information, Communication & Technology (RTEICT)*, pp. 61-65, 2019.
- [3] S. Bhunia and M. Tehranipoor, "Chapter 3 - System on Chip (SoC) Design and Test," in *Hardware Security: A Hands-on Learning Approach*, Cambridge, Elsevier, 2019, pp. 49-79.
- [4] V. Schöbe, S. Paul and O. Picot, "Memory Built-In Self-Repair using redundant words," *Proceedings International Test Conference 2001*, pp. 995-1001, 2001.
- [5] T. S. N. Kong, N. E. Alias, A. Hamzah, I. Kamisian, M. P. T. Loong, U. U. Sheikh and Y. Abdul Wahab, "An Efficient March (5n) FSM-Based Memory Built-In Self Test (MBIST) Architecture," *2021 IEEE Regional Symposium on Micro and Nanoelectronics (RSM)*, pp. 76-79, 2021.
- [6] A. C. Cheng, "Comprehensive Study on Designing Memory BIST: Algorithms, Implementations and Trade-offs," 16 December 2002. [Online]. Available: <http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.84.6254&rep=rep1&type=pdf>. [Accessed 23 January 2022].
- [7] A. J. van de Goor, *Testing Semiconductor Memories: Theory and Practice*, Chichester, UK: John Wiley & Sons, Inc., 1991.
- [8] J. Knaizuk, J. and C. R. P. Hartmann, "An Optimal Algorithm for Testing Stuck-at Faults in Random Access Memories," *IEEE Trans. on Computers*, Vols. C-26, p. 1141–1144, 1977.
- [9] M. S. Abadir and M. A. Breuer, "Knowledge-Based System for Designing Testable VLSI Chips," *IEEE Design & Test of Computers*, vol. 2, p. 56–68, 1985.

- [10] M. Marinescu, "Simple and Efficient Algorithms for Functional RAM Testing," *Proc. of the International Test Conf.*, p. 236–239, 1982.
- [11] D. S. Suk and S. M. Reddy, "A March Test for Functional Faults in Semiconductor Random-Access Memories," *IEEE Trans. on Computers*, Vols. C-30, p. 982–985, 1981.
- [12] V. D. Agrawal and M. L. Bushnell, "Memory Test," in *Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits*, New York, Springer Science+Business Media, 2000, pp. 253-306.
- [13] L. Bozzoli and L. Sterpone, "MATS**: An On-Line Testing Approach for Reconfigurable Embedded Memories," *2018 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)*, pp. 1-6, 2018.
- [14] R. Silveira, Q. Qureshi and R. Zeli, "Flexible Architecture of Memory BISTs," *IEEE 19th Latin-American Test Symposium (LATS)*, pp. 1-6, 2018.
- [15] R. Zeli, R. Silveira and Q. Qureshi, "SoC Memory Test Optimization using NXP MTR Solutions," *2019 IEEE Latin American Test Symposium (LATS)*, pp. 1-5, 2019.
- [16] M. Costa and S. Srikanth, "Enabling ECC and Repair Features in an eFuse Box for Memory Repair Applications," *2021 22nd International Symposium on Quality Electronic Design (ISQED)*, pp. 221-226, 2021.
- [17] T. McLaurin and R. Knoth, "The Challenges of Implementing an MBIST Interface: A Practical Application," *2019 IEEE International Test Conference (ITC)*, pp. 1-6, 2019.

LIST OF PUBLICATIONS

1. K. H. Ng, N. E. Alias, A. Hamzah, M. L. P. Tan, U. U. Sheikh, Y. A. Wahab, "A March 5n FSM-Based Memory Built-In Self-Test (MBIST) Architecture with Diagnosis Capabilities," *Accepted and will be presented in 2022 IEEE International Conference on Semiconductor Electronics (ICSE)*, 2022.