

RELIABILITY ANALYSIS OF JUNCTIONLESS FIN FIELD EFFECT
TRANSISTOR (JL-FINFET)

MUHAMMAD NAZIIRUDDIN BIN HAMZAH

UNIVERSITI TEKNOLOGI MALAYSIA

RELIABILITY ANALYSIS OF JUNCTIONLESS FIN FIELD EFFECT
TRANSISTOR (JL-FINFET)

MUHAMMAD NAZIIRUDDIN BIN HAMZAH

A project report submitted in fulfilment of the
requirements for the award of the degree of
Master of Engineering (Computer and Microelectronics System)

School of Electrical Engineering
Faculty of Engineering
Universiti Teknologi Malaysia

JULY 2022

DEDICATION

This thesis is dedicated to my father, who taught me that the best kind of knowledge to have is what is learned for its own sake. It is also dedicated to my mother, who taught me that even the largest task can be accomplished if it is done one step at a time.

ACKNOWLEDGEMENT

In preparing this thesis, I was in touch with many people particularly academicians, researchers and practitioners. Through their generosity I was able to receive inputs that was able to contribute to my thesis which I am forever grateful for. I would like to give my sincere and long-lasting gratitude to my main supervisor for this thesis Ts. Dr. Nurul Ezaila binti Alias for her never-ending support which helps me massively in completing this thesis. Her kindness, friendship, mentorship and continuous motivation were what kept me going to complete this thesis. Without her unfaltering guidance this work would not be able to be completed successfully. For that I am forever grateful to her.

I am also indebted to Universiti Teknologi Malaysia (UTM) for providing me the opportunity to complete my thesis. Librarians at UTM and Lab Technicians deserve special thanks for their assistance in supplying the relevant literatures and tools to do the project.

My fellow postgraduate student should also be recognised for their support. My sincere appreciation also extends to all my colleagues and others who have provided assistance at various occasions. Their views and tips are useful indeed. It is regretful not to be able list all of them in this limited space. Finally, I would like to convey my endless gratefulness to all my family member for their emotional support that gives me motivation to push myself to finish this thesis.

ABSTRACT

When scaling down of transistors reaches below 20nm, the reliability of a device becomes more important due to the device's needs to sustain its performance while also being able to endure reliability degradation effects. Junctionless Fin Field Effect Transistor (JL-FinFET) provides a solution for conventional MOSFET problems such as the short channel effects while displaying better performance. In this project, the two most notable reliability issues of MOSFET which is Negative Bias Temperature Instability (NBTI) and Hot Carrier Injection (HCI) will be analysed on the proposed device structure of JL-FinFET. The structure of the JL-FinFET was constructed using a 15nm gate length (L_g), the fin width and fin height used were 10nm while the doping concentration for the source and drain terminal for N-type and P-type were fixed at $1.5 \times 10^{19} \text{cm}^{-3}$. The work function for the N-Type and P-Type JL-FinFET were set to 4.6eV and 4.65eV respectively and the oxide thickness used for the structure was 1nm. An analytical study of JL-FinFET concerning the degradation of threshold voltage (ΔV_{th}) and on-current (ΔI_{on}) by varying different device parameters such as they will be carried out between before and after stress applications. The reliability test for the reliability issues were carried out by varying stress voltage of 1.2V to 2.5V for HCI and 1.8V to 3.0V for NBTI for a stress time up to 10,000 seconds. ΔV_{th} and ΔI_{on} are the difference of the threshold voltage and on-current before and after stress application. This project aims to provide data on the degradation mechanism of NBTI and HCI on JL-FinFET and therefore, predict the lifetime estimation up to 10 years of extrapolation of the JL-FinFET by using the power-law extrapolation method. This can be achieved by simulating the JL-FinFET's device structure and applying stress tests on the proposed device. To analyse the degradation effect on the device, several sets of stress voltage will be applied to the proposed device; to the gate terminal to observe the NBTI degradation and to the drain terminal to analyze the HCI degradation. Results show when stress is applied to the drain or gate terminal the V_{th} will increase thus increasing the voltage to turn on the device which signifies degradation. As the stress voltage applied increased the V_{th} also increase, which exhibits the degradation process will be faster if a higher stress voltage is applied. Results obtained show for the stress voltage of 1.8V the change of the V_{th} shift was 41.45% for HCI while for NBTI at stress voltage -1.8V the V_{th} was 15.7% indicating a faster degradation rate for HCI compared to NBTI.

ABSTRAK

Bila masa proses mengecilkan transistor menjangkau kurang daripada 20nm, keboleharapan peranti tersebut menjadi lebih penting disebabkan peranti tersebut perlu mengekalkan prestasinya dan juga mengelak dari kesan keboleharapan tersebut. Junctionless Fin Field Effect Transistor merupakan penyelesaian untuk masalah konvensional MOSFET seperti “Short Channel Effect (SCE)” disamping menunjukkan peningkatan dalam prestasinya. Dalam projek ini, dua isu keboleharapan yang sering terjadi kepada MOSFET ialah Negative Bias Temperature Instability (NBTI) dan Hot Carrier Injection (HCI) akan dikaji untuk struktur yang dicadangkan iaitu JL-FinFET. Struktur JL-FinFET dibina menggunakan 15nm gate length (L_g), kelebaran Fin dan Tinggi Fin digunakan ialah 10nm manakala doping concentration untuk source and drain terminal for N-type and P-type ditetapkan kepada $1.5 \times 10^{19} \text{cm}^{-3}$. Work function yang digunakan untuk N-Type and P-Type JL-FinFET masing-masing ditetapkan kepada 4.6eV and 4.65eV dan akhirnya oxide thickness yang digunakan ialah 1nm. Kajian analisis berkenaan JL-FinFET melibatkan kemerosotan Threshold voltage (ΔV_{th}) dan on-current (ΔI_{on}) dengan menggunakan parameter peranti yang berbeza-beza akan di jalankan terhadap peranti sebelum aplikasi tekanan dan selepas aplikasi tekanan dalam bentuk voltan. Ujian keboleharapan yang dijalankan menggunakan voltan tekanan berbeza-beza iaitu 1.2V sehingga 2.5V untuk HCI dan 1.8V sehingga 3.0V untuk NBTI untuk tempoh masa sehingga 10,000 saat. Projek ini bertujuan untuk mengumpul informasi berkenaan mekanisme keboleharapan NBTI dan juga HCI terhadap JL-FinFET dan seterusnya meramalkan jangka hayat JL-FinFET menggunakan kaedah power-law extrapolation. Proses ini boleh dicapai dengan simulasi struktur JL-FinFET dan ujian aplikasi voltan tekanan kepada peranti tersebut. Untuk menganalisa kesan keboleharapan terhadap peranti tersebut beberapa aplikasi tekanan voltan yang berbeza akan diberikan kepada peranti tersebut; aplikasi tekanan kepada “gate terminal” untuk kemerosotan NBTI dan aplikasi tekanan kepada “drain terminal” untuk kemerosotan HCI. Hasil daripada simulasi menunjukkan aplikasi tekanan voltan kepada “drain” dan “gate” “terminal” akan menyebabkan perubahan “threshold voltage” (ΔV_{th}) menunjukkan terdapatnya proses kemerosotan. Apabila tekanan voltan yang diberikan ditingkatkan ΔV_{th} juga akan meningkat menunjukkan bahawa proses kemerosotan akan meningkat jika tekanan voltan yang diberikan juga meningkat. Keputusan yang diperolehi menunjukkan untuk voltan tekanan 1.8V perubahan V_{th} ialah 41.45% untuk HCI manakala untuk NBTI di voltan tekanan -1.8V perubahan V_{th} ialah 15.7% menunjukkan kadar kemerosotan yang lebih pantas untuk HCI berbanding NBTI.

TABLE OF CONTENTS

	TITLE	PAGE
	DECLARATION	iii
	DEDICATION	iv
	ACKNOWLEDGEMENT	v
	ABSTRACT	vi
	ABSTRAK	vii
	TABLE OF CONTENTS	viii
	LIST OF TABLES	xi
	LIST OF FIGURES	xii
CHAPTER 1	INTRODUCTION	1
1.1	Problem Background	1
1.2	Problem Statement	3
1.3	Research Goal	3
1.4	Research Objectives	3
	The objectives of the research are:	3
1.5	Research Scope	4
1.6	Research Gap	4
CHAPTER 2	LITERATURE REVIEW	5
2.1	Introduction	5
2.2	Fin Field Effect Transistor (FinFET)	5
2.3	Junctionless Fin Field Effect Transistor (JL-FinFET)	8
2.4	Junctionless Fin Field Effect Transistor (JL-FinFET)	10
2.5	Negative Bias Temperature Instability (NBTI)	12
2.6	Hot Carrier Injection (HCI)	13
	2.6.1 NBTI and HCI effect on FinFET	14
2.7	Threshold Voltage	16
2.8	Subthreshold Swing (SS)	16

2.9	Research Gap	18
2.10	Summary	19
CHAPTER 3	RESEARCH METHODOLOGY	21
3.1	Introduction	21
3.2	Designing JL-FinFET Structure	21
3.3	Flowchart Overview	23
3.3.1	Project Flowchart	24
3.4	Negative Bias Temperature Instability (NBTI) Flowchart Overview	25
3.4.1	Negative Bias Temperature Instability (NBTI) Model	25
3.4.2	Project Flowchart NBTI	26
3.5	HCI Flowchart Overview	27
3.5.1	Hot Carrier Injection (HCI) Model	27
3.5.2	Project Flowchart HCI	28
3.6	Electrical Characteristic Before and After Stress Application	29
3.7	Stress test with different L _g	29
3.8	Simulation flow	29
3.9	Project Schedule	30
CHAPTER 4	RESULTS AND DISCUSSION	31
4.1	Introduction	31
4.2	Junctionless FinFET Structure Simulation	31
4.3	JL-FinFET Electrical Characteristic I _d -V _g Graph	32
4.4	HCI effect on the reliability of N-Channel JL-FinFET	34
4.5	N-channel JL-FinFET I _D -V _G graph after stress application	34
4.5.1	Threshold voltage shift (ΔV_{th}) after stress for various stress V _D	35
4.5.2	Effect of Gate Length (L _g) on the Threshold voltage shift (ΔV_{th}) after stress	41
4.6	Junctionless N-Channel FinFET Condition During Stress	45

4.7	Summary of HCI effect on N-Channel Junctionless FinFET	47
4.8	NBTI effect on the reliability of P-Channel JL-FinFET	48
4.8.1	P-Channel JL-FinFET I_d - V_g graph after stress application	48
4.8.2	Threshold voltage shift (ΔV_{th}) After Stress application	49
4.8.3	Effect of Gate Length on the Threshold voltage shift (ΔV_{th}) after stress	55
4.8.4	Drain current shift (ΔI_D) After Stress Application	58
4.8.5	Effect of Gate Length on Drain current shift (ΔI_D) After Stress Application	63
4.9	Junctionless P-Channel FinFET Condition During Stress	65
4.10	Summary of NBTI effect on Junctionless N-Channel FinFET	67
CHAPTER 5	CONCLUSION AND RECOMMENDATIONS	69
5.1	Research Outcomes	69
5.2	Recommendations for Future Works	70
REFERENCES		71
Appendices A – F		75 - 88

LIST OF TABLES

TABLE NO.	TITLE	PAGE
Table 2.1	Comparison condition of different working mode during On and Off State	9
Table 2.2	Literature Review Summary	17
Table 3.1	JL-FinFET Device Parameters	23
Table 3.2	Doping Type for N-Channel JL-FinFET	23
Table 3.3	Gantt Chart Master Project 1	30
Table 3.4	Gantt Chart Master Project 2	30
Table 4.1	Electrical Parameters P-Channel JL-FinFET	33
Table 4.2	Electrical Parameters N-Channel JL-FinFET	33
Table 4.3	ΔV_{th} of 15nm Lg due to HCI	40
Table 4.4	ΔV_{th} of 12nm Lg due to HCI	40
Table 4.5	ΔV_{th} of 9nm Lg due to HCI	41
Table 4.6	ΔV_{th} of 15nm Lg due to NBTI	53
Table 4.7	ΔV_{th} of 12nm Lg due to NBTI	54
Table 4.8	ΔV_{th} of 12nm Lg due to NBTI	54
Table 4.9	ΔI_D of 15nm Lg due to NBTI	61
Table 4.10	ΔI_D of 12nm Lg due to NBTI	62
Table 4.11	ΔI_D of 9nm Lg due to NBTI	62

LIST OF FIGURES

FIGURE NO.	TITLE	PAGE
Figure 1.1	Moore's Law	1
Figure 1.2	JL-FinFET Structure	2
Figure 2.1	FinFET Structure	6
Figure 2.2	Simulated transfer characteristics of Bulk, BOI and SOI FinFETs	6
Figure 2.3	I_D-V_G of UTBB, Bulk FinFET and SOI FinFET	7
Figure 2.4	Junctionless transistor structure	8
Figure 2.5	IM, AM and JNT showing different working mode	9
Figure 2.6	Device Structure of Junctionless FinFET	10
Figure 2.7	I_D-V_{GS} curves of n-channel JL Bulk	11
Figure 2.8	Device condition before and after NBTI	12
Figure 2.9	Transistor condition during HCI	13
Figure 2.10	Threshold voltage shift under different bias varied from 1.4 to 2.4V	14
Figure 2.11	Threshold voltage shift of short channel P-FinFET and recovery state	15
Figure 2.12	V_T shift due to NBTI stress for different channel doping concentration	15
Figure 3.1	Reference JL-FinFET Structure	22
Figure 3.2	General Project Flowchart	24
Figure 3.3	NBTI Project Flow Chart	26
Figure 3.4	HCI Project Flow Chart	28
Figure 3.5	Tool Usage Simulation Flow	29
Figure 4.1	Simulated JL-FinFET Structure	31
Figure 4.2	I_D-V_G graph P-Channel JL-FinFET	32
Figure 4.3	I_D-V_G graph N-Channel JL-FinFET	33
Figure 4.4	I_D-V_G graph N-Channel JL-FinFET Before and After Stress	34

Figure 4.5	Linear plot ΔV_{th} -Stress time of 15nm Lg with different V_{stress} due to HCI	36
Figure 4.6	Log plot ΔV_{th} -Stress time of 15nm Lg with different V_{stress} due to HCI	37
Figure 4.7	(a) Linear plot ΔV_{th} -Stress time of 12nm Lg with different V_{stress} due to HCI (b) Log plot ΔV_{th} -Stress time of 12nm Lg with different V_{stress} due to HCI	39
Figure 4.8	(a) Linear plot ΔV_{th} -Stress time of 9nm Lg with different V_{stress} due to HCI (b) Log plot ΔV_{th} -Stress time of 9nm Lg with different V_{stress} due to HCI	39
Figure 4.9	Linear plot ΔV_{th} -Stress time of different Lg for 1.2 V_{stress} due to HCI	42
Figure 4.10	Log plot ΔV_{th} -Stress time of different Lg for 1.2 V_{stress} due to HCI	43
Figure 4.11	(a) Linear plot ΔV_{th} -Stress time of different Lg for 1.8 V_{stress} due to HCI (b) Log plot ΔV_{th} -Stress time of different Lg for 1.8 V_{stress} due to HCI	44
Figure 4.12	(a) Linear plot ΔV_{th} -Stress time of different Lg for 2.5 V_{stress} due to HCI (b) Log plot ΔV_{th} -Stress time of different Lg for 2.5 V_{stress} due to HCI	44
Figure 4.13	n-channel JL-FinFET Condition Before Stress	45
Figure 4.14	n-channel JL-FinFET Condition After Stress	46
Figure 4.15	n-channel Interface Trap in JL-FinFET After Stress	46
Figure 4.16	Id-Vg graph P-Channel JL-FinFET Before and After Stress	48
Figure 4.17	Linear plot ΔV_{th} -Stress time of 15nm Lg with different V_{stress} due to NBTI	49
Figure 4.18	Log plot ΔV_{th} -Stress time of 15nm Lg with different V_{stress} due to NBTI	51
Figure 4.19	Linear plot ΔV_{th} -Stress time of 12nm Lg with different V_{stress} due to NBTI (b) Log plot ΔV_{th} -Stress time of 12nm Lg with different V_{stress} due to NBTI	52
Figure 4.20	Linear plot ΔV_{th} -Stress time of 9nm Lg with different V_{stress} due to NBTI (b) Log plot ΔV_{th} -Stress time of 9nm Lg with different V_{stress} due to NBTI	53
Figure 4.21	Linear plot ΔV_{th} -Stress time of different Lg for 1.8 V_{stress} due to NBTI	55

Figure 4.22	Log plot ΔV_{th} -Stress time of different L_g for 1.8 V_{stress} due to NBTI	56
Figure 4.23	(a) Linear plot ΔV_{th} -Stress time of different L_g for 2.5 V_{stress} due to NBTI (b) Log plot ΔV_{th} -Stress time of different L_g for 2.5 V_{stress} due to NBTI	57
Figure 4.24	(a) Linear plot ΔV_{th} -Stress time of different L_g for 3.0 V_{stress} due to NBTI (b) Log plot ΔV_{th} -Stress time of different L_g for 3.0 V_{stress} due to NBTI	58
Figure 4.25	Linear plot ΔI_D -Stress time of different V_{stress} for L_g -15nm due to NBTI	59
Figure 4.26	Log plot ΔI_D -Stress time of different V_{stress} for L_g -15nm due to NBTI	60
Figure 4.27	(a) Linear plot ΔI_D -Stress time of different V_{stress} for L_g -12nm due to NBTI (b) Log plot ΔI_D -Stress time of different V_{stress} for L_g -12nm due to NBTI	60
Figure 4.28	(a) Linear plot ΔI_D -Stress time of different V_{stress} for L_g -9nm due to NBTI (b) Log plot ΔI_D -Stress time of different V_{stress} for L_g -9nm due to NBTI	61
Figure 4.29	Linear plot ΔI_{Dh} -Stress time of different L_g for -1.8V V_{stress} due to	63
Figure 4.30	Log ΔI_{Dh} -Stress time of different L_g for -1.8V V_{stress} due to NBTI	64
Figure 4.31	p-channel JL-FinFET Condition Before Stress	65
Figure 4.32	p-channel JL-FinFET Condition After Stress	66
Figure 4.33	Interface Trap in p-channel JL-FinFET After Stress	66

LIST OF ABBREVIATIONS

V_{th}	-	Threshold Voltage
I_D	-	Drain Current
FinFET	-	Fin Field Effect Transistor
JL-FinFET	-	Junctionless Fin Field Effect Transistor
MOSFET	-	Metal Oxide Semiconductor Field Effect Transistor
TDDDB	-	Time Dependent Dielectric Breakdown
UTM	-	Universiti Teknologi Malaysia
NBTI	-	Negative Bias Temperature Instability
HCI	-	Hot Carrier Injection
SOI	-	Silicon on Insulator
BOI	-	Body on Insulator
UTBB	-	Ultra-Thin Body and Buried Oxide
SS	-	Subthreshold Swing
DIBL	-	Drain Induce Barrier Lowering
JNT	-	Junctionless Transistor
IM	-	Inversion Mode
AM	-	Accumulation Mode

APPENDIX	TITLE	PAGE
Appendix A	SDE Command for 15nm N-Channel JL-FinFET	75
Appendix B	SDevice Command for 15nm N-Channel JL-FinFET	78
Appendix C	SDevice Command for 15nm N-Channel JL-FinFET (Stress Condition)	80
Appendix D	SDE Command for 15nm P-Channel JL-FinFET	83
Appendix E	SDevice Command for 15nm P-Channel JL-FinFET	86
Appendix F	SDevice Command for 15nm P-Channel JL-FinFET (Stress Condition)	88

CHAPTER 1

INTRODUCTION

1.1 Problem Background

As the demand for faster processing speed and increasing performance rose the need of scaling down the transistor has continue to be a critical factor due to the need of more transistor to be able to be integrated into a single microchip to get an improve performance. According to Moore's law by Gordon Moore the number of transistors that can be integrated on microchips will double every two years. Meaning that for every two years there is potential of increasing of performance of computers since the greater number of transistors in the chips will give a faster switching speed. Base on this Figure 1.1 we can see a trend of increase number of transistor in a single microchip every two years by semiconductor company to support the Moore's law.




Figure 1.1 Moore's Law [1]

Despite this, researchers have run into a stumbling block in order to keep up with the trend of the Moore's law due to problems arose from scaling down the transistor. When the scaling down process continues the conventional FinFET that is widely used reaches its limitation due to occurring reliability issues, leakage currents

and scalability of the threshold voltage. In order to overcome this problem researchers have come up with a new technology called the Junctionless Fin Field Effect Transistor (JL-FinFET). When the size of such transistors shrinks, the junctions will get closer, resulting in difficulty such as the short channel effect when the size is lowered to the nanoscale scale. Realizing junctionless transistors is one of the potential solutions to this problem. Figure 1.2 shows an example of the JL-FinFET structure.




Figure 1.2 JL-FinFET Structure [2]

A junctionless is a type of transistor when the same doping type is applied to the source, drain, and channel regions thus the doping concentration gradient is completely minimized due to the same doping concentration. When compared to conventional methods, the fabrication process is easier since now the doping type and doping concentration across the source channel and drain are all the same. A junctionless transistor provides less threshold voltage to turn on and the on/off current ratio is quite high.

1.2 Problem Statement

Continuous scaling down of transistors below 20nm makes the reliability of a device becomes more important due to the device needs to sustain its performance while also being able to endure reliability degradation effects. The most notable reliability issues of FinFET are Negative Bias Temperature Instability (NBTI) and Hot Carrier injection (HCI). However, the information regarding reliability issues of JL-FinFET is still lacking due to it being a new develop structure which is why continuous study on the reliability is important to ensure its potential as a future replacement for FinFET technology.

1.3 Research Goal

To design and simulate the JL-FinFET and investigate the effect of Negative Bias Temperature Instability (NBTI) and Hot Carrier Injection (HCI) when stress voltage is applied to the device for period amount of time.

1.4 Research Objectives

The objectives of the research are:

1. To simulate and analyse electrical performances of 15nm, 12nm and 9nm Junctionless Fin Field Effect Transistor (JL-FinFET)
2. To study the degradation effect of Negative Bias Temperature Instability (NBTI) on p-channel JL-FinFET and Hot Carrier Injection (HCI) on n-channel JL-FinFET.
3. To estimate the lifetime prediction of JL-FinFET by using power-law extrapolation method.

1.5 Research Scope

1. Simulation and Design of JL-FinFET using Synopsis Sentaurus TCAD
2. Simulation of 15nm, 12nm and 9nm N-channel, P-channel JL-FinFET
3. Reliability test covers HCI and NBTI
4. HCI application done by stress application of voltage from 1.2V-2.5V on drain terminal of n-channel JL-FinFET
5. NBTI application done by stress application of voltage from 1.8V-3.0V on gate terminal of p-channel JL-FinFET
6. Stress time application for HCI and NBTI is for 10000s
7. Lifetime estimation up to 10 years of extrapolation of device by using power-law extrapolation method

1.6 Research Gap

The identified gap in this project is the lack of study regarding the reliability test of Negative Bias Temperature Instability and Hot Carrier Injection on the Junctionless Fin Field Effect Transistor. Previous literatures have shown some studies regarding the NBTI and HCI however the studies were only done on the conventional FinFETs and conventional MOSFETs and only for a small range of stress voltage for a short amount of time. The project done in this report will hope to fill this gap and provide further information on the reliability of JL-FinFET

REFERENCES

- [1] D. Burg and J. H. Ausubel, "Moore's Law revisited through Intel chip density," *PloS one*, vol. 16, no. 8, p. e0256245, 2021.
- [2] M.-H. Han, C.-Y. Chang, H.-B. Chen, Y.-C. Cheng, and Y.-C. Wu, "Device and circuit performance estimation of junctionless bulk FinFETs," *IEEE transactions on electron devices*, vol. 60, no. 6, pp. 1807-1813, 2013.
- [3] M. Jurczak, N. Collaert, A. Veloso, T. Hoffmann, and S. Biesemans, "Review of FINFET technology," in *2009 IEEE international SOI conference*, 2009: IEEE, pp. 1-4.
- [4] S. Zhang, "Review of modern field effect transistor technologies for scaling," in *Journal of Physics: Conference Series*, 2020, vol. 1617, no. 1: IOP Publishing, p. 012054.
- [5] R. S. Rathore, A. K. Rana, and R. Sharma, "Threshold voltage variability induced by statistical parameters fluctuations in nanoscale bulk and SOI FinFETs," in *2017 4th International Conference on Signal Processing, Computing and Control (ISPCC)*, 2017: IEEE, pp. 377-380.
- [6] I. Hossain, A. Anwar, M. Z. Baten, and Q. D. M. Khosru, "On the performance of BOI, SOI and bulk FinFETs: Impact of BOX length variation," in *International Conference on Electrical & Computer Engineering (ICECE 2010)*, 2010: IEEE, pp. 400-403.
- [7] W.-T. Chang, C.-T. Shih, J.-L. Wu, S.-W. Lin, L.-G. Cin, and W.-K. Yeh, "Back-biasing to performance and reliability evaluation of UTBB FDSOI, bulk FinFETs, and SOI FinFETs," *IEEE Transactions on Nanotechnology*, vol. 17, no. 1, pp. 36-40, 2017.
- [8] W.-T. Chang, S.-W. Lin, C.-T. Shih, and W.-K. Yeh, "Back bias modulation of UTBB FDSOI, bulk FinFET, and SOI FinFET," in *2016 IEEE International Nanoelectronics Conference (INEC)*, 2016: IEEE, pp. 1-2.
- [9] S. I. Amin and R. Sarin, "Junctionless transistor: A review," in *Third International Conference on Computational Intelligence and Information Technology (CIIT 2013)*, 2013: IET, pp. 432-439.

- [10] B. Lim, M. M. Arshad, N. Othman, M. Fathil, M. Fatin, and U. Hashim, "The impact of channel doping in junctionless field effect transistor," in *2014 IEEE international conference on semiconductor electronics (ICSE2014)*, 2014: IEEE, pp. 112-114.
- [11] T. Solankia and N. Parmar, "A Review paper: A Comprehensive study of Junctionless transistor," in *National conference on recent trends in engineering & technology*, 2011, vol. 5, pp. 13-14.
- [12] A. Priya, S. Rai, and R. A. Mishra, "Comparative analysis of junctionless bulk and SOI/SON FinFET," in *2017 4th International Conference on Power, Control & Embedded Systems (ICPCES)*, 2017: IEEE, pp. 1-4.
- [13] V. Thirunavukkarasu, Y.-R. Jhan, Y.-B. Liu, and Y.-C. Wu, "Performance of inversion, accumulation, and junctionless mode n-type and p-type bulk silicon FinFETs with 3-nm gate length," *IEEE Electron Device Letters*, vol. 36, no. 7, pp. 645-647, 2015.
- [14] O. Sikder, "Influence of Size and Interface Effects of Silicon Nanowire and Nanosheet for Ultra-Scaled Next Generation Transistors," 2020.
- [15] J. F. Zhang, R. Gao, M. Duan, Z. Ji, W. Zhang, and J. Marsland, "Bias Temperature Instability of MOSFETs: Physical Processes, Models, and Prediction," *Electronics*, vol. 11, no. 9, p. 1420, 2022.
- [16] S. Mahapatra and U. Sharma, "A review of hot carrier degradation in n-channel MOSFETs—Part I: Physical mechanism," *IEEE Transactions on Electron Devices*, vol. 67, no. 7, pp. 2660-2671, 2020.
- [17] I. Lahbib, A. Doukkali, P. Martin, G. Imbert, P. Descamps, and D. Defosse, "Simulation of Degradation Phenomena in Semiconductor Components in order to Ensure the Reliability of Integrated Circuits," in *Reliability of High-Power Mechatronic Systems I*: Elsevier, 2017, pp. 143-185.
- [18] H. Chang *et al.*, "Degradation mechanism of short channel p-FinFETs under hot carrier stress and constant voltage stress," in *2020 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA)*, 2020: IEEE, pp. 1-4.
- [19] A. B. Sachid and C. Hu, "Impact of channel doping on the device and NBTI performance in FinFETs for low power applications," in *Proceedings of Technical Program-2014 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA)*, 2014: IEEE, pp. 1-2.

- [20] T. Cho, R. Liang, G. Yu, and J. Xu, "Reliability analysis of P-type SOI FinFETs with multiple SiGe channels on the degradation of NBTI," in *2020 IEEE Silicon Nanoelectronics Workshop (SNW)*, 2020: IEEE, pp. 101-102.
- [21] O. Prakash, S. Maheshwaram, S. Beniwal, N. Gupta, N. Singh, and S. Manhas, "Impact of time zero variability and BTI reliability on SiNW FET-based circuits," *IEEE Transactions on Device and Materials Reliability*, vol. 19, no. 4, pp. 741-750, 2019.
- [22] N. D. Arora, *MOSFET models for VLSI circuit simulation: theory and practice*. Springer Science & Business Media, 2012.
- [23] Q. Zhang, W. Zhao, and A. Seabaugh, "Low-subthreshold-swing tunnel transistors," *IEEE Electron Device Letters*, vol. 27, no. 4, pp. 297-300, 2006.
- [24] Y.-C. Wu and Y.-R. Jhan, *3D TCAD simulation for CMOS nanoelectronic devices*. Springer, 2018.
- [25] T. Sentaurus, "Sdevice user guide, ver," *G-2012.06*, Synopsys, 2012.
- [26] M. Kamal, Q. Xie, M. Pedram, A. Afzali-Kusha, and S. Safari, "An efficient reliability simulation flow for evaluating the hot carrier injection effect in CMOS VLSI circuits," in *2012 IEEE 30th International Conference on Computer Design (ICCD)*, 2012: IEEE, pp. 352-357.
- [27] M. Daia, X. Zenga, and S. Liua, "Analysis of substrate current and hci phenomena in high voltage nmosfet," in *2006 8th International Conference on Solid-State and Integrated Circuit Technology Proceedings*, 2006: IEEE, pp. 1150-1152.
- [28] S. Mahapatra, D. Saha, D. Varghese, and P. B. Kumar, "On the generation and recovery of interface traps in MOSFETs subjected to NBTI, FN, and HCI stress," *IEEE Transactions on Electron Devices*, vol. 53, no. 7, pp. 1583-1592, 2006.
- [29] B. Zhu *et al.*, "TCAD simulation on FinFET n-type power device HCI reliability improvement," in *2019 IEEE International Reliability Physics Symposium (IRPS)*, 2019: IEEE, pp. 1-4.
- [30] M. Wang, R. G. Southwick, K. Cheng, and J. H. Stathis, "Lateral profiling of HCI induced damage in ultra-scaled FinFET devices with I d-V d characteristics," in *2018 IEEE International Reliability Physics Symposium (IRPS)*, 2018: IEEE, pp. 6E. 1-1-6E. 1-6.

- [31] A. Benabdelmoumene *et al.*, "Does NBTI effect in MOS transistors depend on channel length?," in *2014 26th International Conference on Microelectronics (ICM)*, 2014: IEEE, pp. 52-55.
- [32] W. Shan, Y. Song, J. Wu, A. Zhao, and K. Chien, "Investigations of hot carrier injection on NMOSFET with high V_{ds} and low V_{gs} stress," in *2016 China Semiconductor Technology International Conference (CSTIC)*, 2016: IEEE, pp. 1-3.
- [33] J. Kim, K. Hong, H. Shim, H. Rhee, and H. Shin, "Comparative analysis of hot carrier degradation (HCD) in 10-nm node nMOS/pMOS FinFET devices," *IEEE Transactions on Electron Devices*, vol. 67, no. 12, pp. 5396-5402, 2020.
- [34] L. Zhou *et al.*, "Impact of Electron trapping on Energy Distribution Characterization of NBTI-Related Defects for Si p-FinFETs," in *2020 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA)*, 2020: IEEE, pp. 1-5.
- [35] C. Young, A. Neugroschel, K. Majumdar, Z. Wang, K. Matthews, and C. Hobbs, "Bias temperature instability investigation of double-gate FinFETs," in *Proceedings of the 21th International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA)*, 2014: IEEE, pp. 70-73.
- [36] H. Kufluoglu and M. A. Alam, "Theory of interface-trap-induced NBTI degradation for reduced cross section MOSFETs," *IEEE transactions on electron devices*, vol. 53, no. 5, pp. 1120-1130, 2006.