COMPARISON OF SEVEN LEVELS SYMMETRIC H-BRIDGE MULTILEVEL INVERTER AND SEVEN LEVELS CASCADED H-BRIDGE MULTILEVEL INVERTER

MOHAMAD SAIFUL BN JAMALUDDIN

A project report submitted in partial fulfilment of the requirements for the award of the degree of Master of Engineering (Electrical Power)

> School of Electrical Engineering Faculty of Engineering Universiti Teknologi Malaysia

DEDICATION

This project is dedicated to my father, who instilled in me the belief that there is no better type of wisdom than that which we acquire for its own sake. I also trust my mother, who taught me that I could fulfil any fantastic endeavour one step at a time. Additionally, my wife, Zatul Hijanah Bte Che Amat, has always supported me in completing my project, and she is always by my side when I am done.

ACKNOWLEDGEMENT

Thanks to Assoc. Prof Dr Mohd Junaidi Bin Abdul Aziz, I completed my dissertation for this subject. Finally, I want to thank the PSZ employees that assist in finding resources and directing the library's many systems. Additionally, I must acknowledge Universiti Teknologi Malaysia (UTM) for providing me with a suitable location where I may locate important content in my project. Additionally, I want to recognise my postgraduate student for their assistance. To everyone who has helped me in the past, thank you very much. Their ideas and advice are pretty helpful.

ABSTRACT

An inverter is a power converter that transforms DC power to AC power using controlled power semiconductor switches. The inverter is categorized into many types based on output, source, type of load etc. This proposal focused on voltage source inverters. Voltage Source Inverter is further classified as a two-level inverter or classical multilevel inverter. Two-level inverter exhibits many harmonic components in output voltage and must utilize a bulky filter to produce pure sinusoidal voltage waveform. Nowadays, large manufacturing demands extensive and high power. The double-level inverter is not suitable for high power since it need to handle high voltage stress. A Multilevel Inverter topology was introduced to improve the constraints of the traditional inverter. However, Multilevel Inverter exhibit several significant limitations. One drawback is that at larger output voltage levels, the number of necessary semiconductor power switches will increase exponentially. The increased number of semiconductor switches harms system overall efficiency and reliability. This research aims to compare a seven-level Symmetric H-Bridge Multilevel Inverter with Cascaded H-Bridge Multilevel Inverter in terms of several semiconductor switches, AC output Voltage Levels, AC output current, THD, and Voltage stress at buttons. This project aims to design and simulate both topologies using MATLAB/Simulink and compare their performance. It is expected that the Symmetric H-Bridge MLI use a fewer quantity of components and use power switches with lower voltage rating as compared to Cascaded Multilevel Inverter.

ABSTRAK

Inverter adalah penukar kuasa yang mengubah kuasa de kepada kuasa ac menggunakan suis semikonduktor kuasa terkawal. Inverter dikategorikan kepada banyak jenis berdasarkan output, sumber, jenis beban dan lain-lain. Cadangan ini memberi tumpuan kepada penyongsang sumber voltan. Inverter Sumber Voltan dikelaskan lagi sebagai penyongsang dua tingkat atau penyongsang bertingkat bertingkat. Penyongsang dua tingkat menunjukkan banyak komponen harmonik dalam voltan keluaran dan mesti menggunakan penapis besar untuk menghasilkan bentuk gelombang voltan sinusoidal tulen. Pada masa kini, pembuatan besar memerlukan kuasa yang luas dan berkualiti dalam julat megawatt. Penyongsang dua tingkat tidak sesuai untuk daya tinggi kerana perlu menahan tekanan voltan tinggi. Untuk mengatasi keterbatasan inverter klasik, topologi inverter bertingkat diperkenalkan. Walau bagaimanapun, penyongsang bertingkat menunjukkan beberapa batasan yang ketara. Salah satu batasannya ialah bilangan suis kuasa semikonduktor yang diperlukan akan meningkat secara eksponensial untuk jumlah tahap voltan keluaran yang lebih tinggi. Peningkatan bilangan suis semikonduktor merosakkan kecekapan dan kebolehpercayaan keseluruhan sistem. Penyelidikan ini bertujuan untuk membandingkan Inverter Multilevel Symmetric H-Bridge tujuh tingkat dengan Inverter Multilevel Cascaded H-Bridge dari segi beberapa suis semikonduktor, Tahap Voltan output AC, arus keluaran AC, THD, dan tegangan voltan pada butang. Projek ini bertujuan untuk merancang dan mensimulasikan kedua-dua topologi menggunakan MATLAB/Simulink Software dan membandingkan prestasinya. Dijangkakan bahawa Symmetric H-Bridge Multilevel Inverter menggunakan lebih sedikit bilangan komponen dan menggunakan suis kuasa dengan penarafan voltan yang lebih rendah berbanding dengan Cascaded Multilevel Inverter

TABLE OF CONTENTS

TITLE

DECLARATION											
DEDICATION A CKNOWLEDCEMENT											
	ACK	NOWL	EDGEMENT	\mathbf{v}							
	ABST	RACT		vi							
	ABST	RAK		vii							
	TABI	LE OF (CONTENTS	viii							
	LIST OF FIGURES										
LIST OF ABBREVIATIONS											
LIST OF SYMBOLS											
	LIST OF APPENDICES										
CHAPTE	R 1	INTR	ODUCTION	1							
	1.1	Projec	t Background	1							
	DEDICATION ACKNOWLEDGEMENT ABSTRACT ABSTRAK TABLE OF CONTENTS LIST OF FIGURES LIST OF ABBREVIATIONS LIST OF ABBREVIATIONS LIST OF ABBREVIATIONS LIST OF APPENDICES HAPTER 1 INTRODUCTION 1.1 Project Background 1.2 Problem Statement 1.3 Objectives of Research 1.4 Scope of Research 1.5 Organization of Report HAPTER 2 LITERATURE REVIEW 2.1 Introduction 2.1.1 A New Five-Level VSI 2.1.2 Back-to-Back Modified T-Type Half-Bridge MLI 2.1.3 Square T-Type Assymmetrical MLI 2.1.4 Cross Switched Cascaded MLI 2.1.5 MLI with Reduced Switch Count and Device Stress										
 Problem Statement Objectives of Research Scope of Research 											
	1.4	Scope	of Research	3							
	1.5	Organ	ization of Report	4							
CHAPTE	R 2	LITE	RATURE REVIEW	5							
	2.1	Introdu	uction	5							
		2.1.1	A New Five–Level VSI	5							
		2.1.2	Back-to-Back Modified T-Type Half-Bridge MLI	7							
		2.1.3	Square T-Type Assymmetrical MLI	9							
		2.1.4	Cross Switched Cascaded MLI	11							
		2.1.5	MLI with Reduced Switch Count and Device Stress	12							
		2.1.6	A New Hybrid CHB MLI	13							

	2.1.7	Driver Circuits	14
	2.1.8	A New General Topology for Asymmetrical MLI	15
	2.1.9	Cascaded MLI Topology with Reduced Range of DC Voltage Sources Magnitudes	17
	2.1.10	Switched-Multi-Source Inverter	19
	2.1.11	Seven Levels Symmetric H-Bridge Multilevel Inverter	21
	2.1.12	New H-Bridge Multilevel Inverter for 7-Level Symmetric	22
	2.1.13	Seven-Level Cascaded H-Bridge Inverter and Fault-Tolerant Control Strategy	23
	2.1.14	A Seven Level Cascaded H-Bridge Inverter Topology with Reduced Sources	24
	2.1.15	A Modified Seven Level Cascaded H Bridge Inverter	25
	2.1.16	Analysis of Different Levels for Generalized Multilevel Current Source Inverter with different SPWM Methods	26
CHAPTER 3	RESE	ARCH METHODOLOGY	29
CHAPTER 3 3.1	RESE Introdu	ARCH METHODOLOGY	29 29
CHAPTER 3 3.1	RESE Introdu 3.1.1	ARCH METHODOLOGY action Cascaded Basic Circuit Construction	29 29 31
CHAPTER 3 3.1	RESE Introdu 3.1.1 3.1.2	ARCH METHODOLOGY action Cascaded Basic Circuit Construction Switching Scheme	29 29 31 31
CHAPTER 3 3.1	RESE Introdu 3.1.1 3.1.2 3.1.3	ARCH METHODOLOGY action Cascaded Basic Circuit Construction Switching Scheme Mode operation for Cascaded Topology	 29 31 31 34
CHAPTER 3 3.1	RESE Introdu 3.1.1 3.1.2 3.1.3 3.1.4	ARCH METHODOLOGY action Cascaded Basic Circuit Construction Switching Scheme Mode operation for Cascaded Topology Proposed Seven Level Symmetric H-Bridge Multilevel Inverter	 29 31 31 34 40
CHAPTER 3 3.1	RESE Introdu 3.1.1 3.1.2 3.1.3 3.1.4 3.1.5	ARCH METHODOLOGY action Cascaded Basic Circuit Construction Switching Scheme Mode operation for Cascaded Topology Proposed Seven Level Symmetric H-Bridge Multilevel Inverter Alternate Phase Opposition Disposition- Pulse Width Modulation	 29 31 31 34 40 41
CHAPTER 3 3.1	RESE Introdu 3.1.1 3.1.2 3.1.3 3.1.4 3.1.5 3.1.6	ARCH METHODOLOGY action Cascaded Basic Circuit Construction Switching Scheme Mode operation for Cascaded Topology Proposed Seven Level Symmetric H-Bridge Multilevel Inverter Alternate Phase Opposition Disposition- Pulse Width Modulation Mode operation for Proposed Seven Level Symmetric H-Bridge Multilevel Inverter	 29 31 31 34 40 41 44
CHAPTER 3 3.1	RESE Introdu 3.1.1 3.1.2 3.1.3 3.1.4 3.1.5 3.1.6 Chapte	ARCH METHODOLOGY action Cascaded Basic Circuit Construction Switching Scheme Mode operation for Cascaded Topology Proposed Seven Level Symmetric H-Bridge Multilevel Inverter Alternate Phase Opposition Disposition- Pulse Width Modulation Mode operation for Proposed Seven Level Symmetric H-Bridge Multilevel Inverter	 29 31 31 34 40 41 44 47
CHAPTER 3 3.1 3.2 CHAPTER 4	RESE Introdu 3.1.1 3.1.2 3.1.3 3.1.4 3.1.5 3.1.6 Chapte RESU	ARCH METHODOLOGY action Cascaded Basic Circuit Construction Switching Scheme Mode operation for Cascaded Topology Proposed Seven Level Symmetric H-Bridge Multilevel Inverter Alternate Phase Opposition Disposition- Pulse Width Modulation Mode operation for Proposed Seven Level Symmetric H-Bridge Multilevel Inverter	 29 31 31 34 40 41 44 47 49
CHAPTER 3 3.1 3.2 CHAPTER 4 4.1	RESE Introdu 3.1.1 3.1.2 3.1.3 3.1.4 3.1.5 3.1.6 Chapte RESU 7- Lev	ARCH METHODOLOGY action Cascaded Basic Circuit Construction Switching Scheme Mode operation for Cascaded Topology Proposed Seven Level Symmetric H-Bridge Multilevel Inverter Alternate Phase Opposition Disposition- Pulse Width Modulation Mode operation for Proposed Seven Level Symmetric H-Bridge Multilevel Inverter er Summary LT AND DISCUSSION el Cascaded H-Bridge Multilevel Inverter	 29 31 31 34 40 41 44 47 49 49
CHAPTER 3 3.1 3.2 CHAPTER 4 4.1 4.2	RESE Introdu 3.1.1 3.1.2 3.1.3 3.1.4 3.1.5 3.1.6 Chapte RESU 7- Lev Seven	ARCH METHODOLOGY action Cascaded Basic Circuit Construction Switching Scheme Mode operation for Cascaded Topology Proposed Seven Level Symmetric H-Bridge Multilevel Inverter Alternate Phase Opposition Disposition- Pulse Width Modulation Mode operation for Proposed Seven Level Symmetric H-Bridge Multilevel Inverter er Summary LT AND DISCUSSION el Cascaded H-Bridge Multilevel Inverter Level Symmetric H-Bridge Multilevel Inverter	 29 29 31 31 34 40 41 44 47 49 49 51

Appendices A	ppendices A - B								
REFERENCE	S	67							
5.1	Introduction	65							
CHAPTER 5	CONCLUSION AND RECOMMENDATIONS	65							
4.13	Chapter Summary	64							
4.12	2 Discussion	62							
4.11	R-L load data for Symmetrical Multilevel Inverter	62							
4.10	Result and analysis for THDV (Symmetric MLI with R-L load)	61							
4.9	Result and analysis for THDI (Symmetric Multilevel Inverter R-L load)	60							
4.8	Result and Analysis for Symmetric Multilevel Inverter R-L Load	59							
4.7	R-L load data for Cascaded Multilevel Inverter	58							
4.6	Result and analysis for THDV (Cascaded Multilevel Inverter R-L Load)	57							
4.5	Result and analysis for THDI (Cascaded Multilevel Inverter R-L load	56							
4.4	Result and Analysis for Cascaded Multilevel Inverter with R-L Load	56							
4.3	Comparison of FFT analysis between 7- level Cascaded H-Bridge Multilevel Inverter and 7-level Symmeteric H-Bridge Multilevel Inverter	53							

LIST OF TABLES

TABLE NO.	TITLE	PAGE
Table 2.1	Switching States of 51-vsi (Dekka et al., 2019).	6
Table 2.2	Switching States (Samadaei et al., 2018)	10
Table 2.3	49-level inverter comparative result (Kamaldeep and Kumar, 2016)	11
Table 2.4	15-level inverter Output Voltage Suggested (Kamani and Mulla, 2016).	17
Table 2.5	Switching States (Bahravar et al., 2012)	18
Table 2.6	Switching scheme for 7 levels 6 switches topology (Chulan and Mohammed Yatim, 2014).	23
Table 2.7	Result of different method for Total Harmonic Distortion (THD) with different SPWM method (Nik Ismail and Hashim, 2021).	27
Table 3.1	Mode of operation Seven Level Cascaded H-Bridge MLI	34
Table 3.2	Mode of operation for Proposed Seven Level Symmetric H-Bridge MLI	43
Table 4.1	Voltage stress at Switching for Cascaded H-Bridge Multilevel Inverter	55
Table 4.2	Voltage stress at Switching for Symmetrical H-Bridge Multilevel Inveter	55
Table 4.3	Variation of data Resistance with THDI for Cascaded Multilevel Inverter	58
Table 4.4	Variation of data Resistance with THDI for Symmetrical Multilevel Inverter	62

LIST OF FIGURES

FIGURE NO.	TITLE	PAGE
Figure 2.1	Arrangement of a 5 Level-VSI (Dekka et al., 2019).	6
Figure 2.2	(a) Traditional T-type converter; (b) Improved T-type converter (Hosseinzadeh et al., 2018).	7
Figure 2.3	Modified T-type inverter (Hosseinzadeh et al., 2018).	8
Figure 2.4	BBTHB proposed structure (Hosseinzadeh et al., 2018).	8
Figure 2.5	Comparative research; (a) switches count vs NL ; (b)IGBTs count vs NL ; (c) dc supplies count vs NL ; (d) the variety of dc supplies (Nvariety) vs NL ; (e) TBV vs NL (Hosseinzadeh et al., 2018).	9
Figure 2.6	MLI Topology of ST-Type (Samadaei et al., 2018)	10
Figure 2.7	Suggested MLI Topology (Kamaldeep and Kumar, 2016).	12
Figure 2.8	'L' Simple Units General Cascaded Form (Prem and Bharanikumar, 2018).	13
Figure 2.9	Recommended circuit to producing both positive and negative output voltages (Babaei and Hosseini, 2008).	15
Figure 2.10	'L' The fundamental unit for the MLI proposal (Kamani and Mulla, 2016).	16
Figure 2.11	15-level suggested MLI (Kamani and Mulla, 2016).	16
Figure 2.12	15- Proposed simple topology for the cascaded multilevel inverters (Bahravar et al., 2012)	18
Figure 2.13	Suggested Cascaded MLI (Bahravar et al., 2012)	19
Figure 2.14	Suggested Topology as standalone (Luciano et al., 2018).	20
Figure 2.15	m Cascaded units to produce further degrees of voltage level (Luciano et al., 2018).	20
Figure 2.16	Proposed topology of a 7 levels single phase MLI (Chulan et al., 2017)	21
Figure 2.17	Proposed new H-bridge MLI for 7-levels output (Chulan and Mohammed Yatim, 2014).	22
Figure 2.18	Cascaded H-Bridge Inverter (Rahman et al., 2019)	24

Figure 2.19	Single phase Cascaded H-Bridge Inverter with two cells (Sahoo et al., 2018)	25
Figure 2.20	MATLAB/SIMULINK model of proposed model (Yarlagadda et al., 2018)	26
Figure 3.1	Circuit Construction of Cascaded H-Bridge Multilevel Inverter.	30
Figure 3.2	Basic Construction of H-Bridge Inverter (single unit)	31
Figure 3.3	Seven-level cascaded H-Bridge Multilevel Inverter	31
Figure 3.4	Multistate carrier and a sinusoidal signal	33
Figure 3.5	Cascaded H-Bridge Multilevel Inverter	33
Figure 3.6	Mode 1 configuration circuit	34
Figure 3.7	Mode 2 configuration circuit	35
Figure 3.8	Mode 3 configuration circuit	36
Figure 3.9	Mode 4 configuration circuit	37
Figure 3.10	Mode 5 configuration circuit	38
Figure 3.11	Mode 6 configuration circuit	39
Figure 3.12	Mode 7 configuration circuit	40
Figure 3.13	Three States Complete	42
Figure 3.14	Seven Level H-Bridge Multilevel Inverter	43
Figure 3.15	Mode 1 configuration circuit	44
Figure 3.16	Mode 2 configuration circuit	44
Figure 3.17	Mode 3 configuration circuit	45
Figure 3.18	Mode 4 configuration circuit	45
Figure 3.19	Mode 5 configuration circuit	46
Figure 3.20	Mode 6 configuration circuit	46
Figure 3.21	Mode 7 configuration circuit	47
Figure 4.1	7- Level Cascaded H-Bridge Multilevel Inverter	49
Figure 4.2	AC output voltage waveform	50
Figure 4.3	Switching signal	50
Figure 4.4	FFT analysis	51
Figure 4.5	Seven Level Symmetric H-Bridge Multilevel Inverter	51

Figure 4.6	Seven level AC Output voltage	52
Figure 4.7	Switching signals	52
Figure 4.8	FFT analysis	53
Figure 4.9	FFT analysis for 7-Level Cascaded H-Bridge Multilevel Inverter	53
Figure 4.10	FFT analysis for 7-Level Symmetric H-Bridge Multilevel Inverter	54
Figure 4.11	Seven level Cascaded H-Bridge MLI	56
Figure 4.12	Seven level Cascaded H-Bridge Multilevel Inverter (FFT analysis with respect to Ac Output Current and THDI)	56
Figure 4.13	AC output current waveform	57
Figure 4.14	Seven level Cascaded H-Bridge Multilevel Inverter (FFT analysis with respect to AC Output Voltage and THDV)	57
Figure 4.15	AC output voltage waveform	58
Figure 4.16	Seven level Symmetric H-Bridge Multilevel Inverter	59
Figure 4.17	Seven level Symmetric H-Bridge MLI FFT analysis with respect to Ac Output Current and THDI	60
Figure 4.18	AC output current waveform	60
Figure 4.19	Seven level Symmetric H-Bridge Multilevel Inverter (FFT analysis with respect to Ac Output Voltage and THDV)	61
Figure 4.20	AC output voltage waveform	61
Figure 4.21	Analysis for 7-Level Symmetric H-Bridge MLI	63

LIST OF ABBREVIATIONS

MLI	-	Multi-Level Inverter
BBTHB	-	Back-To-Back Modified T-Type Half-Bridge
AC	-	Alternating Current
DC	-	Direct Current
VSI	-	Voltage Source Inverter
CSI	-	Current Source Inverter
SPWM	-	Sinusoidal Pulse Width Modulation
SHE	-	Selective Harmonic Elimination
CHB	-	Cascaded H-Bridge
FC MLI	-	Flying capacitor Multi-Level Inverter
NPC MLI	-	Neutral Point Clamp Multi-Level Inverter
UPS	-	Uninterruptible Power Supply

LIST OF SYMBOLS

- V Voltage
- I Current
- S Switch
- v Velocity

LIST OF APPENDICES

APPENDIX	TITLE	PAGE
Appendix A	Gantt Chart for FYP 1	71
Appendix B	Gantt Chart for FYP2	71

CHAPTER 1

INTRODUCTION

1.1 Project Background

A power inverter is a power system or circuit that transfers direct current to alternating current (DC)- (AC). The device or circuit design regulates the input voltage, output voltage, frequency and overall power handling. The inverter DC power supplies provide no energy. A power inverter can be solely electrical or a mixture of electronic and mechanical effects (e.g. rotary equipment). No shift transfer components are used in static inverters. Control inverters are mainly used for electric power applications with high currents and voltages; circuits of a similar role are known as oscillators for electronic signalling with shallow currents and voltages. The inverter may be built as a stand-alone unit or an energy reserve source utilizing separately charged batteries for applications such as solar power. The second principle is whether it is part of a larger circuit such as a power supply or Uninterruptible Power supply. The inverter input DC is in this situation from the rectified AC in the Power Supply Unit when the rectified AC in the UPS and the batteries are used if the power failure is triggered. Different inverter types depend on the shape of the waveform. The inverter produces an ac voltage of dc energy sources and is helpful to control electronics and electrical appliances graded on the ac mains voltage. They have different circuit configurations, efficiencies, advantages and disadvantages. Inversion phases are widely used in the power supplies of switched-mode. The circuits are separated by waveform, frequency and output waveform switching technologies. There are two types of the inverter of roots, the Current Source Inverter and the Voltage Source Inverter. The entry is a new inverter source. This sort of inverter is used in medium voltage industrial applications, which involve high-quality waveforms. But existing inverter outlets are rare. The input is an inverter voltage source. This inverter is used in all applications because its dynamic solution is more

reliable, consistent and quicker. Without de-rating, VSI will control engines. Twolevel inverter exhibits many harmonic components in output voltage and must utilize a bulky filter to produce pure sinusoidal voltage waveformAn MLI topology has been presented to address the shortcomings of the two-level inverter. The power transfer regulation causes the input dc voltages to be applied to the output to achieve high voltage levels. During inverter operation, the semiconductor switches can endure reduced voltage tension. Over the past three decades, MLI has been a crucial technology in current electricity conversion systems and have successfully been implemented in medium and high voltage applications. Multilevel inverters have recently been explored and evolved even higher. However, research and development are still ongoing, and more modern multilevel circuit inverter topologies have recently been presented.

1.2 Problem Statement

Lately, multilevel inverters (MLIs) are increasingly focusing on both architectures and control strategies. MLI has many benefits compared to traditional two-tier inverters, including versatile operation, higher performance efficiency, lower harmonic distortion, lower electromagnetic interference and lower power switch tension. The multilevel inverters are preferred for extending the electrical transfer of energy in high power applications by resolving the two-level inverter limitations.

MLIs, though, have some significant restrictions. One of the drawbacks is that the amount of necessary semiconductor control switches would exponentially increase with a more considerable number of output voltage levels. The growing number of semiconductor switches has a detrimental influence on overall system performance and reliability. Therefore, MLI topology with reduced components is needed. It is undeniable that a significant range of modern multilevel inverters has recently been proposed with reduced features. However, comprehensive literature found that most of them had some problems, such as a high total TVB and inflexible structure of the dc sources in symmetrical and asymmetrical configurations. This research work aims to compare a Seven Levels Symmetric H-Bridge MLI with Cascaded H-Bridge MLI in terms of AC output Voltage Levels, AC output current, number of switches, THD, and Voltage stress at switches.

1.3 Objectives of Research

The main aims of this research are:

- i. To compare the number of semi-conductor switches between Seven Levels Symmetric H-Bridge MLI and Cascaded H-Bridge MLI.
- To discuss both topology on the basis of various parameters such as voltage levels, Ac output current, number of switches, THD level and voltage stress at switches.

1.4 Scope of Research

- Seven Level MLI with different topology which is Seven Levels Symmetric
 H-Bridge MLI and Cascaded H-Bridge MLI is designed and developed.
- ii. Design SPWM with Alternate Phase Opposition Disposition-Pulse Width Modulation (APOD-PWM) switching scheme.
- iii. Both topology is to be designed by using the MATLAB/Simulink Software as a verification and simulation tool.

1.5 Organization of Report

This thesis consists of five chapters described as follows:

- Chapter 2 : The conventional multilevel converter topologies, their operating concepts and contrasts are discussed. The advantages and limitations of these literature-based topologies are also presented for each inverter. Terminology and evaluation MLIs are addressed briefly. It also presents multilevel inverter topologies and their qualitative analysis. It includes the merits and merits of the various inverter topologies
- Chapter 3 : This section details the circuits and modes of operation for the Seven
 Levels Symmetric H-Bridge Multilevel Inverter and Cascaded H Bridge Multilevel Inverter. The values of various parameters such as
 voltage levels, Ac output current, Ac output voltage, number of
 switches, THD level and voltage stress at switches is defined.
- Chapter 4 : Demonstrate simulation results using both topologies of the multilevel inverter. Simulation circuit is often addressed to illustrate the efficiency of the multilevel inverter topology suggested. The results are analysed and compared for various parameters.
- Chapter 5 : The findings on results are discussed based on the objectives and Scope of this project. The conclusion on the overall effect is briefly explained and concluded along with a future recommendation for this project.

REFERENCES

- Babaei, E., & Hosseini, S. H. (2008). New multilevel converter topology with minimum number of gate driver circuits. 2008 international symposium on power electronics, electrical drives, automation and motion (pp. 792–797). IEEE. https://doi.org/10.1109/SPEEDHAM.2008.4581263
- Bahravar, S., Babaei, E., & Hosseini, S. H. (2012). New cascaded multilevel inverter topology with reduced variety of magnitudes of dc voltage sources. 2012 IEEE 5th India international conference on power electronics (pp. 1-6). IEEE. <u>https://doi.org/10.1109/IICPE.2012.6450408</u>
- Chulan, M. A, & Mohammed Yatim, A. H. (2014). Design and implementation of a new H-bridge multilevel inverter for 7-level symmetric with less number of switches. 2014 IEEE international conference on power and energy (pp. 348-353). IEEE. <u>http://doi.org/10.1109/PECON.2014.706249</u>
- Chulan, M. A., Abdul Aziz, M. J., Mohammed Yatim, A. H., & Daud, M. Z. (2017). Seven levels symmetric H-bridge multilevel inverter with less number of switching devices. *International Journal of Power Electronics and Drive Systems*, 8(1), 109–116. <u>http://doi.org/10.11591/ijpeds.v8.i1.pp109-116</u>
- Dekka, A., Ramezani, A., Ounie, S., & Narimani, M. (2019). A new 5-level voltage source inverter. 2019 IEEE applied power electronics conference and exposition (pp. 2511–2515). IEEE. https://doi.org/10.1109/APEC.2019.8721809
- Hosseinzadeh, M. A., Sarbanzadeh, M., Sarbanzadeh, E., Rivera, M., & Gregor, R. (2018). Back-to-back modified T-type half-bridge module for cascaded multi-level inverters with decreased number of components. 2018 IEEE international conference on electrical systems for aircraft, railway, ship propulsion and road vehicles and international transportation electrification conference (pp. 6–11). IEEE. https://doi.org/10.1109/ESARS-ITEC.2018.8607596
- Kamaldeep, & Kumar, J. (2016). A new cross switched cascaded multilevel inverter topology with reduced number of switches. 2016 IEEE 7th power India international conference (pp. 1-6). IEEE. <u>https://doi.org/10.1109/POWERI.2016.8077426</u>

- Kamani, P. L., & Mulla, M. A. (2016). A new multilevel inverter topology with reduced device count and blocking voltage. 2016 IEEE 16th international conference on environment and electrical engineering (pp. 3–8). IEEE. https://doi.org/10.1109/EEEIC.2016.7555722
- Kashid, V. B., Jadhav, H. T., & Thorat, A. R. (2016). An improving feasibility and performance of multilevel inverter using battery balancing unit. 2016 international conference on circuit, power and computing technologies (pp. 1-6). IEEE. <u>http://doi.org/10.1109/ICCPCT.2016.7530366</u>
- Ling, Z., Zhang, Z., Li, Z., & Li, Y. (2016). State-of-charge balancing control of battery energy storage system based on cascaded H-bridge multilevel inverter. 2016 IEEE 8th international power electronics and motion control conference (pp. 2310–2314). IEEE. <u>http://doi.org/10.1109/IPEMC.2016.7512657</u>
- Luciano, C., Aganah, K. A., Ndoye, M., & Oni, B. (2018). New switched-multi-source inverter topology with optimum number of used switches. 2018 IEEE PES/IAS PowerAfrica (pp. 414–419). IEEE. https://doi.org/10.1109/PowerAfrica.2018.8521070
- Nik Ismail, N. F., & Hashim, N. (2021). Analysis of different levels for generalized multilevel current source inverter (MCSI) with different SPWM methods. 2021 IEEE international conference in power engineering application (pp. 24–29). IEEE. <u>http://doi.org/10.1109/ICPEA51500.2021.9417855</u>
- Prem, P., & Bharanikumar, R. (2018). A new multilevel inverter topology with reduced switch count for domestic solar PV units. *International Journal of Innovative Technology and Exploring Engineering*, 8(2), 127–131.
- Rahman, M. M., Hossain, S., & Rezwan, S. (2019). Seven-level cascaded H-bridge inverter and fault-tolerant control strategy. 2019 2nd international conference on innovation in engineering and technology (pp. 23–24). IEEE. http://doi.org/10.1109/ICIET48527.2019.9290714
- Sahoo, R., Kasari, P. R., Mishra, M. R., Chakraborti, A., Kumar, A. D., & Das, B. (2018). A seven level cascaded H-bridge inverter topology with reduced sources. 2018 2nd international conference on inventive systems and control (pp. 655–660). IEEE. <u>http://doi.org/10.1109/ICISC.2018.8398879</u>
- Samadaei, E., Sheikholeslami, A., Gholamian, S. A., & Adabi, J. (2018). A square Ttype (ST-Type) module for asymmetrical multilevel inverters. *IEEE Transactions on Power Electronics*, 33(2), 987–996.

https://doi.org/10.1109/TPEL.2017.2675381

- Sujitha, N., & Ramani, K. (2012). A new hybrid cascaded h-bridge multilevel inverter
 Performance analysis. 2012 international conference on advances in engineering, science and management (pp. 46–50). IEEE.
- Yarlagadda, A. K., Eate, V. K., Babu, Y. S. K., & Chakraborti, A. (2018). A modified seven level cascaded H bridge inverter. 2018 5th IEEE Uttar Pradesh section international conference on electrical, electronics and computer engineering (pp. 1-6). IEEE. <u>http://doi.org/10.1109/UPCON.2018.8597096</u>

Appendix A Gantt Chart for FYP 1

ACTIVITIES		FINALY YEAR PROJECT 1 (week)														
		2	3	4	5	6	7	8	9	10	11	12	13	14	15	
Literature Review																
Project synopsis preparation																
Submission of project synopsis and approval																
by supervisor																
Submit project synopsis to school s																
postgraduate																
Analyse of simulation results																
Submission of seminar material																
Presentation of seminar																
Report preparation and submission																

Appendix B Gantt Chart for FYP2

ACTIVITIES		FINALY YEAR PROJECT 2 (week)													
		2	3	4	5	6	7	8	9	10	11	12	13	14	15
Develop Multilevel Inverter Design using															
Matlab															
Analyse of Matlab result															
Seminar material preparation															
Submission of seminar material															
Presentation of seminar															
Project report writing															
Submission of Final report															