

SWITCHED-CAPACITOR BASED MULTILEVEL INVERTER FOR  
RENEWABLE ENERGY SYSTEM

ISLAM FARAJ ABDULHADI ALFIRJANI

A project report submitted in fulfilment of the  
requirements for the award of the degree of  
Master of Engineering (Electrical Power)

School of Electrical Engineering  
Faculty of Engineering  
Universiti Teknologi Malaysia

JULY 2021

## DEDICATION

This thesis is dedicated to my father, who taught me that the best kind of knowledge to have is that which is learned for its own sake. It is also dedicated to my mother, who taught me that even the largest task can be accomplished if it is done one step at a time.

## ACKNOWLEDGEMENT

I want to express my gratitude towards my family to express my heartfelt thanks to my parents and brothers for their infinite love, inestimable encouragement, strong inspiration, and sincere prayer. I will not realize the achievements I have achieved without them because they believe in me and support me financially and mentally to follow my dream of pursuing higher education in Malaysia. They have been with me throughout this process and never let me feel away from home. I want to thank the people who helped me without asking anything in return, in particular, although I do not have strong relationships with them.

First and foremost, my most entire praise and gratitude to Allah for giving me the strength, will, and patience to complete this project despite the difficulties and challenges.

My sincere thanks go to my supervisor, Assoc. Prof. Dr. Shahrin bin Md Ayob, for his support, guidance, and advice in doing this thesis a successful thesis. I am pretty thankful to Universiti Teknologi Malaysia (UTM) to admit me to study at its university to do the degree of Master of Electrical Engineering (Power).

## **ABSTRACT**

In recent years, the design of multilevel inverter topologies has become an important research field for researchers to further enhance the effectiveness of inverter systems due to the increased availability of renewable energy sources, for instance, PV systems. The multilevel inverter has an important feature that can improve output waveform quality. The main idea is to utilize a simple circuit technique called switched-capacitor with pulse width modulation PWM control technique so that multilevel voltage can be realized across a capacitor. The switched-capacitor design cell is connected in a series-parallel configuration to obtain voltage multiplication and charge the capacitor. Simultaneously, it can boost the output voltage two times without a DC-DC converter with the least number of components used, thus decreasing complexity for the design and reducing the costs. The proposed inverter (with integrated switched-capacitor multilevel inverter technique) can generate a line-frequency with five levels near sinusoidal AC output voltage using only six switches, using one DC voltage source only. The simulation is performed in MATLAB/Simulink. The results show that the proposed multilevel inverter works correctly to produce a minimum number of switches and five-level waveforms for the multilevel output waveform.

## ABSTRAK

Dalam beberapa tahun kebelakangan ini, penyongsang bertingkat topologi inverter bertingkat telah menjadi bidang penyelidikan penting bagi para penyelidik untuk meningkatkan lagi keberkesanan sistem penyongsang kerana peningkatan ketersediaan sumber tenaga yang boleh diperbaharui, misalnya, sistem PV. Penyongsang bertingkat mempunyai ciri penting yang dapat meningkatkan kualiti bentuk gelombang output. Idea utamanya adalah menggunakan teknik litar sederhana yang disebut suis-kapasitor dengan teknik kawalan PWM modulasi lebar nadi supaya voltan bertingkat dapat direalisasikan melintasi sebuah kapasitor. Suis-kapasitor beralih dihubungkan dalam konfigurasi selari-siri untuk mendapatkan pendaraban voltan dan mengecas kapasitor. Pada masa yang sama, ia dapat meningkatkan voltan keluaran dua kali tanpa penukar DC-DC dengan jumlah komponen yang paling sedikit digunakan, sehingga mengurangkan kerumitan untuk reka bentuk dan mengurangkan biaya. Inverter yang dicadangkan (dengan teknik penyongsang bertingkat suis-kapasitor bersepadu) dapat menghasilkan frekuensi garis dengan lima tahap berhampiran voltan keluaran AC sinusoidal dengan hanya menggunakan enam suis, menggunakan satu sumber voltan DC sahaja. Simulasi dilakukan dalam MATLAB / Simulink. Hasilnya menunjukkan bahawa inverter bertingkat yang dicadangkan berfungsi dengan betul untuk menghasilkan bilangan suis minimum dan bentuk gelombang lima tingkat untuk bentuk gelombang keluaran bertingkat.

## TABLE OF CONTENTS

	<b>TITLE</b>	<b>PAGE</b>
	<b>DECLARATION</b>	<b>iii</b>
	<b>DEDICATION</b>	<b>iv</b>
	<b>ACKNOWLEDGEMENT</b>	<b>v</b>
	<b>ABSTRACT</b>	<b>vi</b>
	<b>ABSTRAK</b>	<b>vii</b>
	<b>TABLE OF CONTENTS</b>	<b>viii</b>
	<b>LIST OF TABLES</b>	<b>xi</b>
	<b>LIST OF FIGURES</b>	<b>xii</b>
	<b>LIST OF ABBREVIATIONS</b>	<b>xvii</b>
	<b>LIST OF SYMBOLS</b>	<b>xviii</b>
	<b>LIST OF APPENDICES</b>	<b>xix</b>
<b>CHAPTER 1</b>	<b>INTRODUCTION</b>	<b>1</b>
	1.1 Introduction	1
	1.2 Inverter	2
	1.3 Multilevel Inverter	2
	1.4 Switched-Capacitor	3
	1.5 Problem Statement	4
	1.6 Project Objectives	6
	1.7 Project Scopes	6
<b>CHAPTER 2</b>	<b>LITERATURE REVIEW</b>	<b>7</b>
	2.1 Introduction	7
	2.2 Multilevel Inverters	8
	2.3 Topologies of Multilevel Inverter	9
	2.3.1 Diode-Clamped Multilevel Inverter (DCMLI)	11
	2.3.2 Flying-Capacitor Multilevel Inverter (FCMLI)	14

2.3.3	Cascade H-Bridge Multilevel Inverter (CHBMLI)	18
2.4	Component Requirements	22
2.5	Switching Strategies	23
2.6	Fundamental Switching Technique	24
2.6.1	Near to DC Level Modulation (NLM)	24
2.7	High Switching Technique	25
2.7.1	Pulse Width Modulation PWM Switching Technique	25
2.8	Conclusion	30
<b>CHAPTER 3</b>	<b>RESEARCH METHODOLOGY</b>	<b>31</b>
3.1	Introduction	31
3.2	Design Proposed Topology	33
3.2.1	General Scheme of SC-based MLI circuit	33
3.2.2	The SCMLI design for the five-level	35
3.2.3	Operation of a Five-Level Multilevel Inverter Based Switched-Capacitor	37
3.3	Pulse Width Modulation PWM Controller	40
3.3.1	Phase Disposition PD PWM	42
3.3.2	Process Opposition Disposition POD PWM	45
3.3.3	Alternate Process Opposition Disposition APOD PWM	47
3.4	Simulation of the Five-level SCMLI	50
3.5	Simulation of the Five-level SCMLI in Case RL load	50
3.6	Chapter Summary	53
<b>CHAPTER 4</b>	<b>RESULT AND DISCUSSION</b>	<b>54</b>
4.1	Introduction	54
4.2	Simulation Results For The PD, POD, and APOD PWM	54
4.3	Simulation Results For The 5-level SCMLI Design	58
4.4	The Result for the Capacitor	73
4.5	Comparative, Analysis And Discussion	74
4.6	Chapter Summary	76

<b>CHAPTER 5</b>	<b>CONCLUSION AND RECOMMENDATIONS</b>	<b>77</b>
5.1	Conclusion	77
5.2	Recommendations / Future Works	78
<b>REFERENCES</b>		<b>79</b>
<b>Appendices A - B</b>		<b>82 - 93</b>



## LIST OF TABLES

<b>TABLE NO.</b>	<b>TITLE</b>	<b>PAGE</b>
Table 1	Switching scheme for 3-level 4-switches topology	13
Table 2	switching states for 5-level DCMLI	13
Table 3	Switching scheme for 3-level 4-switches topology	16
Table 4	switching states for 5-level FCMLI	18
Table 5	Switching scheme for 3-level 4-switches topology	20
Table 6	switching states for 5-level CHBMLI	21
Table 7	Components required for types of MLI topologies[17]	22
Table 8	THD% Comparisons of PWM Technique[20]	29
Table 9	Switching pattern for five-levels SCMLI	38
Table 10	Simulation parameter for the model	50
Table 11	THD% for the output voltage and the output current for modulation index ( $ma$ ) 0.99, 0.8, 0.6, and 0.4	72
Table 12	Comparison of the SCMLI Proposed topology With the traditional topologies (CHBMLI), (FCMLI), and (DCMLI)	76

## LIST OF FIGURES

<b>FIGURE NO.</b>	<b>TITLE</b>	<b>PAGE</b>
Figure 1	Inverter	2
Figure 2	shows the three types of multilevel inverter with different names.	3
Figure 3	(a) The circuit. (b) The equivalent circuit for switch S is on. (c) Switch S is off.	4
Figure 4	Concept of multilevel inverter (a) two level (b) three level and (c) m- level)	8
Figure 5	Topologies of multilevel Inverter MLI.	10
Figure 6	Topologies of Multilevel Inverter	10
Figure 7	three-level DCMLI topology	12
Figure 8	Five-level DCMLI circuit & waveform	14
Figure 9	three-level FCMLI topology	16
Figure 10	Five-level FCMLI circuit & waveform	17
Figure 11	three-level CHMLI topology	19
Figure 12	Five-level CHBMLI circuit & waveform	20
Figure 13	Categorization of switched-capacitor (SC).	23
Figure 14	duty cycle to DC offset value $x_1$ , $x_2$ and $x_3$	25
Figure 15	Types of multilevel modulation techniques	26
Figure 16	Multilevel-carrier waveforms (a) PD, (b) POD, (c) APOD, (d) Saw-tooth rotation, and (e) Phase shifted carriers [14] (©2009 IEEE).	27
Figure 17	Block representation of SCMLI	32
Figure 18	project flow chart	32
Figure 19	structure of SC-based MLI (a) Basic unit SC, (b) SCMLI design	33
Figure 20	Basic unit of SC cell	35
Figure 21	Capacitor Charging and (b) Capacitor discharging	36
Figure 22	Switched-capacitor MLI topology generated 5-level	37

Figure 23 Modes switching states with output voltage levels (a) (+2Vdc), (b) (+Vdc), (c)(d)(e)(f) (0Vdc), (g) (-Vdc), (h) (-2Vdc)	39
Figure 24 Theoretical five-level waveform with show charge and discharge for the capacitor	40
Figure 25 Modulation Techniques	41
Figure 26 Simulation of carriers using PDPWM for a five-level inverter	44
Figure 27 SIMULINK model of five level using PDPWM technique	44
Figure 28 Simulation of carriers using PODPWM for a five-level inverter	46
Figure 29 SIMULINK model of five level using PODPWM technique	46
Figure 30 Simulation of carriers using APOD PWM for a five-level inverter	49
Figure 31 SIMULINK model of five level using APOD PWM technique	49
Figure 32 Simulink MATLAB model for a single phase five-level SCMLI	51
Figure 33 Simulink MATLAB model for a single phase five-level SCMLI RL load	52
Figure 34 Switching pattern by using the PD PWM scheme for generated a five-level	55
Figure 35 Switching pattern by using the POD PWM scheme for generated a five-level	56
Figure 36 Switching pattern by using the APOD PWM scheme for generated a five-level	57
Figure 37 Switching pulses for the switches of SCMLI Topology	58
Figure 38 The Five-level R load by PD PWM (a) Output voltage (b) Output current	59
Figure 39 The Five-level R load by POD PWM (a) Output voltage (b) Output current	59
Figure 40 The Five-level R load by APOD PWM (a) Output voltage (b) Output current	60
Figure 41 The Five-level RL load by PD PWM (a) Output voltage (b) Output current	60
Figure 42 The Five-level RL load by POD PWM (a) Output voltage (b) Output current	61
Figure 43 The Five-level RL load by APOD PWM (a) Output voltage (b) Output current	61

Figure 44 FFT analysis for the output voltage harmonic spectrum by using PD-PWM, R load, $m_a=0.99$	63
Figure 45 FFT analysis for the output current harmonic spectrum by using PD-PWM, R load, $m_a=0.99$	63
Figure 46 FFT analysis for the output voltage harmonic spectrum by using POD-PWM, R load, $m_a=0.99$	64
Figure 47 FFT analysis for the output current harmonic spectrum by using POD-PWM, R load, $m_a=0.99$	64
Figure 48 FFT analysis for the output voltage harmonic spectrum by using APOD-PWM, R load, $m_a=0.99$	65
Figure 49 FFT analysis for the output current harmonic spectrum by using APOD-PWM, R load, $m_a=0.99$	65
Figure 50 FFT analysis for the output voltage harmonic spectrum by using PD-PWM, RL load, $m_a=0.99$	66
Figure 51 FFT analysis for the output current harmonic spectrum by using PD-PWM, RL load, $m_a=0.99$	66
Figure 52 FFT analysis for the output voltage harmonic spectrum by using POD-PWM, RL load, $m_a=0.99$	67
Figure 53 FFT analysis for the output current harmonic spectrum by using POD-PWM, RL load, $m_a=0.99$	67
Figure 54 FFT analysis for the output voltage harmonic spectrum by using APOD-PWM, RL load, $m_a=0.99$	68
Figure 55 FFT analysis for the output current harmonic spectrum by using APOD-PWM, RL load, $m_a=0.99$	68
Figure 56 The THD for modulation index 0.99, 0.8, 0.6, and 0.4 for the Voltage and the Current	73
Figure 57 Capacitor C voltage	74
Figure 58 The circuits of the five-level output voltage (a) CHBMLI, (b) FCMLI, (c) DCMLI, (d) SCMLI.	75
Figure 59 FFT analysis for output voltage harmonic spectrum by using PD-PWM, R load, $m_a=0.8$	82
Figure 60 FFT analysis for output current harmonic spectrum by using PD-PWM, R load, $m_a=0.8$ .	82
Figure 61 FFT analysis for output voltage harmonic spectrum by using PD-PWM, R load, $m_a=0.6$	82
Figure 62 FFT analysis for output current harmonic spectrum by using PD-PWM, R load, $m_a=0.6$	83

Figure 63 FFT analysis for output voltage harmonic spectrum by using PD-PWM, R load, $m_a=0.4$	83
Figure 64 FFT analysis for output current harmonic spectrum by using PD-PWM, R load, $m_a=0.4$	83
Figure 65 FFT analysis for output voltage harmonic spectrum by using POD-PWM, R load, $m_a=0.8$	84
Figure 66 FFT analysis for output current harmonic spectrum by using POD-PWM, R load, $m_a=0.8$	84
Figure 67 FFT analysis for output voltage harmonic spectrum by using POD-PWM, R load, $m_a=0.6$	84
Figure 68 FFT analysis for output current harmonic spectrum by using POD-PWM, R load, $m_a=0.6$	85
Figure 69 FFT analysis for output voltage harmonic spectrum by using POD-PWM, R load, $m_a=0.4$	85
Figure 70 FFT analysis for output current harmonic spectrum by using POD-PWM, R load, $m_a=0.4$	85
Figure 71 FFT analysis for output voltage harmonic spectrum by using APOD-PWM, R load, $m_a=0.8$ .	86
Figure 72 FFT analysis for output current harmonic spectrum by using APOD-PWM, R load, $m_a=0.8$ .	86
Figure 73 FFT analysis for output voltage harmonic spectrum by using APOD-PWM, R load, $m_a=0.6$	86
Figure 74 FFT analysis for output current harmonic spectrum by using APOD-PWM, R load, $m_a=0.6$	87
Figure 75 FFT analysis for output voltage harmonic spectrum by using APOD-PWM, R load, $m_a=0.4$	87
Figure 76 FFT analysis for output current harmonic spectrum by using APOD-PWM, R load, $m_a=0.4$	87
Figure 77 FFT analysis for output voltage harmonic spectrum by using PD-PWM, RL load, $m_a=0.8$	88
Figure 78 FFT analysis for output current harmonic spectrum by using PD-PWM, RL load, $m_a=0.8$	88
Figure 79 FFT analysis for output voltage harmonic spectrum by using PD-PWM, RL load, $m_a=0.6$	88
Figure 80 FFT analysis for output current harmonic spectrum by using PD-PWM, RL load, $m_a=0.6$	89

Figure 81 FFT analysis for output voltage harmonic spectrum by using PD-PWM, RL load, $m_a=0.4$	89
Figure 82 FFT analysis for output current harmonic spectrum by using PD-PWM, RL load, $m_a=0.4$	89
Figure 83 FFT analysis for output voltage harmonic spectrum by using POD-PWM, RL load, $m_a=0.8$	90
Figure 84 FFT analysis for output current harmonic spectrum by using POD-PWM, RL load, $m_a=0.8$	90
Figure 85 FFT analysis for output voltage harmonic spectrum by using POD-PWM, RL load, $m_a=0.6$	90
Figure 86 FFT analysis for output current harmonic spectrum by using POD-PWM, RL load, $m_a=0.6$	91
Figure 87 FFT analysis for output voltage harmonic spectrum by using POD-PWM, RL load, $m_a=0.4$	91
Figure 88 FFT analysis for output current harmonic spectrum by using POD-PWM, RL load, $m_a=0.4$	91
Figure 89 FFT analysis for output voltage harmonic spectrum by using APOD-PWM, RL load, $m_a=0.8$	92
Figure 90 FFT analysis for output current harmonic spectrum by using APOD-PWM, RL load, $m_a=0.8$	92
Figure 91 FFT analysis for output voltage harmonic spectrum by using APOD-PWM, RL load, $m_a=0.6$	92
Figure 92 FFT analysis for output current harmonic spectrum by using APOD-PWM, RL load, $m_a=0.6$	93
Figure 93 FFT analysis for output voltage harmonic spectrum by using APOD-PWM, RL load, $m_a=0.4$	93
Figure 94 FFT analysis for output current harmonic spectrum by using APOD-PWM, RL load, $m_a=0.4$	93

## LIST OF ABBREVIATIONS

MLI	-	Multilevel Inverter
SC	-	Switched-Capacitor Multilevel Inverter
SCMLI		Switched-Capacitor
DC	-	Direct current
AC	-	Alternating current
PV	-	photovoltaic
NPC	-	Neutral-Point Clamped
NPCMLI:	-	Neutral-Point Clamped Multilevel Inverter
DC	-	Diode-Clamped
DCMLI	-	Diode-Clamped Multilevel Inverters
FC	-	Flying-Capacitor
FCMLI	-	Flying-Capacitor Multilevel Inverter
CC	-	Capacitor Clamped
CCMLI	-	Capacitor Clamped Multilevel Inverter
CHB	-	Cascaded H-Bridge
CHBMLI	-	Cascaded H-Bridge Multilevel inverter
PWM	-	Pulse Width Modulation
PD PWM	-	Phase Distortion Pulse Width Modulation
POD PWM		Process Opposition Disposition Pulse Width Modulation
APOD PWM		Alternate Process Opposition Disposition Pulse Width Modulation
THD	-	Total Harmonic Distortion
MOSFET	-	Metal Oxide Semiconductor Field Effect Transistor
FFT	-	Fast Fourier Transform
ONLM	-	Optimum Nearest Level Modulation
Hz	-	Hertz

## LIST OF SYMBOLS

V	-	Volt
V <sub>dc</sub>	-	DC side input voltage
S	-	Switch
C	-	Capacitor
D	-	Diode
m	-	Number of levels
$m_{level}$	-	Number of levels
$ma$	-	Amplitude modulation
A <sub>m</sub>	-	Amplitude of the reference signal
A <sub>c</sub>	-	Amplitude of the carrier signal
f <sub>c</sub>	-	Frequency of the carrier signal
f <sub>m</sub>	-	Frequency of the reference signal
$N_{step}$	-	Number of levels
$N_{switch}$	-	Number of switches
$N_{diode}$	-	Number of diodes
n	-	Number of capacitors
R	-	Resistor
L	-	Inductor
mH	-	Millihenry
F	-	Farad
Ω	-	Ohms
$V_{out,max}$	-	Maximum output voltage



## LIST OF APPENDICES

<b>APPENDIX</b>	<b>TITLE</b>	<b>PAGE</b>
Appendix A	FFT analysis for the voltage/current harmonic spectrum R-load	82
Appendix B	FFT analysis for the voltage/current harmonic spectrum RL-load	88

# CHAPTER 1

## INTRODUCTION

### 1.1 Introduction

Renewable energy is an important option available to all due to the ever-increasing current and future demand for electric energy. The attempt to rely on this clean energy will reduce dependence on other traditional energy sources, some of which cause environmental pollution. Renewable energy sources play an essential part in the whole world. It is impossible to connect electricity from renewable energy sources into the primary grid or to our homes directly without converting from DC to AC.[1]

In particular, solar energy and wind energy are the two sources that are receiving increasing interest from people and advancements in power electronic techniques in energy electronics.[1] The energy generated from renewable sources is to feed the household loads, but the surplus energy can be transferred to the public grid.

In short, by using the low switching frequency technique to minimize the quantity of switching and rise reliability. The multilevel inverter is acceptable for two modulated fundamental switching by pulse width modulation techniques and the nearest level control technique.

This project aims to research the multilevel inverter based on the switched-capacitor to produce a five output level using MATLAB Software to improve the design from fewer components.

## 1.2 Inverter

A DC-AC converter whose output is the desired output voltage and frequency is considered an inverter, which can be generally divided into inverters depending on their operation; Voltage Source Inverters (VSI) and Current Source Inverters (CSI). A voltage source inverter in which a voltage waveform is the independently operated AC output. One of which the independently regulated ac output is a new waveform is a current source inverter. Based on semiconductor unit contacts, the inverters are listed as; Bridge inverters, Series inverters, and Parallel inverters. Any commercial inverter uses are for adjustable-speed ac drives, induction heating, aircraft power supplies, machine UPS.[2]




Figure 1 Inverter

## 1.3 Multilevel Inverter

These multilevel inverters have an excellent ability to work at high voltage levels using low voltage control devices. As the number of levels increases, the topology of these multilevel inverters reduces the total harmonic distortion (THD) intensity of the output voltage. However, the number of power devices is also growing, which increases the inverter's complexity and cost.[3]

A multilevel inverter (MLI) is an electrical device that converts a dc power supply into an ac power supply. In recent years, due to multilevel Inverter (MLI) availability and high performance, MLI topologies have become quite common in high-power converter technology.

Multilevel inverters have many advantages: low switch voltage stresses, low electromagnetic interference, low harmonic distortion, more redundant condition, high efficiency, and low cost. These benefits inspire scientists to give greater attention to improving the high efficiency of multilevel inverters for different applications. This study will use the multilevel inverter (MLI) technique. The multilevel inverter has three types can see below and in Figure (2):-

- 1) Diode-clamped multilevel inverter.
- 2) Flying-capacitor multilevel inverter.
- 3) Cascaded H-Bridge multilevel inverters.




Figure 2 shows the three types of multilevel inverter with different names.

#### **1.4 Switched-Capacitor**

A switched-capacitor (SC) is typically created along with a switch and a capacitor.[4] For several years, switched-capacitor (SC) has been used in DC-DC

converters; SC converters are not big and operate at high switching frequencies. This technique opened many ways for high power density converters to be designed and attracted the interest of research staff and manufacturers.

Figure (3.a) shows a switched-capacitor (SC). It comprises ( $C_1$ ) and ( $C_2$ ),  $S$  is the main switch,  $S_1$  and  $S_2$  are two slave switches, and three diodes. The switch  $S$ , the main and the slave switches, is mutually operated; after, the slave switches are off while the main switch is on, and vice versa.

The slave switches are off while the main switch  $S$  is on, and all diodes conduct. The circuit equivalent is seen in Figure (3.b). Both SCs are charged in the steady-state by the source voltage. The slave switches are on while  $S$ , the main, is off, and all the diodes are blocked. The circuit equivalent is seen in Figure (3.c). The voltages in the steady-state at points 1, 2, and 3 are  $E$ ,  $2E$ , and  $3E$ , respectively.




Figure 3 (a) The circuit. (b) The equivalent circuit for switch  $S$  is on. (c) Switch  $S$  is off.

### 1.5 Problem Statement

The primary issue with multilevel inverters is that they use many electronic control devices (components) that make the design more Complicated and increase costs in their structure.[5] The idea of using an MLI with direct current sources is

widely used in most countries of the world to generate renewable energy, especially in developing solar power (PV), for many reasons.

MLIs have many advantages compare to traditional inverters. However, they suffer from that it needs many components to obtain the most significant number of output levels so that the output wave is close to the sinewave. That will reduce the THD ratio, which also makes the electrical circuit very complex. Because of it, the cost increases much. Also, increasing the number of power devices reduces performance and efficiency. Switched-capacitor-based Multilevel inverter topology is a popular topology that has many advantages. The number of devices used in the circuit is very suitable and is organized economically.

For example, in Flying Capacitor Multilevel Inverter (FCMLI), if the required number of the output level is ( $m= 5$ ), the number of power switches can be calculated as [  $N = 2 (m-1) = 8$  ] by using the general equation [ $N=2(m-1)$ ].

$N$ = number of power switches.

$m$ = number of levels.

This case is not only for FCMLI but for all types of multilevel Inverters. The result will have five output voltage levels with only eight switch devices. Also in this design will have five-level output levels but with only six switches, not eight means that are reducing two switches from conventional multilevel inverter circuits. Thus, the total harmonic distortion (THD) decreases, and with fewer components simultaneously, the inverter performance will improve.

The design has one DC source that only reverses the traditional type, such as Cascade H-bridge MLI. This design will boost up the input voltage to get a dual output voltage.

## **1.6 Project Objectives**

This project aims to design a strategy for multilevel inverters using switched-capacitor units that reduce the number of power electronic components. The objectives of this research are as showing below;

- 1) Develop a topology for multilevel inverter by using a low number of switches and increasing the number of levels simultaneously.
- 2) Increasing the input voltage by using the proposed topology, which gives double output voltage.
- 3) To validate the performance of the new topology offered, the simulation to be carried out using the MATLAB software.

## **1.7 Project Scopes**

The scope of this project study and design the topology of multilevel inverter for Switched-Capacitor based Multilevel Inverter (SCMLI). It can be described the scope as below;

- 1) Design a five-level output voltage circuit of a Switched-Capacitor based Multilevel Inverter topology requiring fewer components than the traditional topologies
- 2) The modulation strategy that will be used is the pulse width modulation PWM technique.
- 3) The model will be simulated using MATLAB/SIMULINK software.

## REFERENCES

- [1] P. R. Bana, K. P. Panda, R. T. Naayagi, P. Siano, and G. Panda, “Recently Developed Reduced Switch Multilevel Inverter for Renewable Energy Integration and Drives Application: Topologies, Comprehensive Analysis and Comparative Evaluation,” *IEEE Access*, vol. 7, pp. 54888–54909, 2019, doi: 10.1109/ACCESS.2019.2913447.
- [2] O. Oladepo and G. A. Adegboyega, “Development and Implementation of High Efficiency Inverter System for Industrial use,” vol. 3, no. 3, pp. 381–390, 2011, doi: 10.13140/2.1.2714.1769.
- [3] A. Nabae, I. Takahashi, and H. Akagi, “A New Neutral-Point-Clamped PWM Inverter,” *IEEE Trans. Ind. Appl.*, vol. IA-17, no. 5, pp. 518–523, 1981, doi: 10.1109/TIA.1981.4503992.
- [4] F. L. Luo and H. Ye, “Positive output multiple-lift push-pull switched-capacitor Luo-converters,” *IEEE Trans. Ind. Electron.*, vol. 51, no. 3, pp. 594–602, Jun. 2004, doi: 10.1109/TIE.2004.825344.
- [5] E. Babaei, M. F. Kangarlu, and F. N. Mazgar, “Symmetric and asymmetric multilevel inverter topologies with reduced switching devices,” *Electr. Power Syst. Res.*, vol. 86, pp. 122–130, May 2012, doi: 10.1016/j.epsr.2011.12.013.
- [6] K. Corzine, “Operation and Design of Multilevel Inverters,” 2005.
- [7] S. De, D. Banerjee, K. Siva Kumar, K. Gopakumar, R. Ramchand, and C. Patel, “Multilevel inverters for low-power application,” *IET Power Electron.*, vol. 4, no. 4, pp. 384–392, Apr. 2011, doi: 10.1049/iet-pel.2010.0027.
- [8] K. K. Gupta, A. Ranjan, P. Bhatnagar, L. K. Sahu, and S. Jain, “Multilevel inverter topologies with reduced device count: A review,” *IEEE Transactions on Power Electronics*, vol. 31, no. 1. Institute of Electrical and Electronics Engineers Inc., pp. 135–151, 01-Jan-2016, doi: 10.1109/TPEL.2015.2405012.
- [9] F. A. Silva, “Advanced DC/AC Inverters: Applications in Renewable Energy (Luo, F.L. and Ye, H.; 2013) [Book News],” *IEEE Ind. Electron. Mag.*, vol. 7, no. 4, pp. 68–69, Dec. 2013, doi: 10.1109/mie.2013.2289564.



- [10] L. M. Tolbert, F. Z. Peng, and T. G. Habetler, "Multilevel converters for large electric drives," *IEEE Trans. Ind. Appl.*, vol. 35, no. 1, pp. 36–44, 1999, doi: 10.1109/28.740843.
- [11] L. M. Tolbert, F. Z. Peng, and T. G. Habetler, "Multilevel inverters for electric vehicle applications," *IEEE Work. Power Electron. Transp.*, pp. 79–84, 1998, doi: 10.1109/pet.1998.731062.
- [12] A. A. Ashaibi, S. J. Finney, B. W. Williams, and A. M. Massoud, "Switched mode power supplies for charge-up, discharge and balancing dc-link capacitors of diode-clamped five-level inverter," *IET Power Electron.*, vol. 3, no. 4, pp. 612–628, Jul. 2010, doi: 10.1049/iet-pel.2008.0335.
- [13] C. Cheng and L. He, "Flying-capacitor-clamped five-level inverter based on switched-capacitor topology," in *ECCE 2016 - IEEE Energy Conversion Congress and Exposition, Proceedings, 2016*, doi: 10.1109/ECCE.2016.7855123.
- [14] H. Jing and K. A. Corzine, "Extended operation of flying capacitor multilevel inverters," *IEEE Trans. Power Electron.*, vol. 21, no. 1, pp. 140–147, 2006, doi: 10.1109/TPEL.2005.861108.
- [15] M. S. Bin Arif and S. M. Ayob, "A novel single phase five-level photovoltaic based grid-connected inverter," *2014 IEEE Conf. Energy Conversion, CENCON 2014*, pp. 325–330, 2014, doi: 10.1109/CENCON.2014.6967524.
- [16] F. Z. Peng, J. W. McKeever, and D. J. Adams, "Cascade multilevel inverters for utility applications," *IECON Proc. (Industrial Electron. Conf.)*, vol. 2, pp. 437–442, 1997, doi: 10.1109/iecon.1997.671773.
- [17] E. Babaei and S. H. Hosseini, "New cascaded multilevel inverter topology with minimum number of switches," *Energy Convers. Manag.*, vol. 50, no. 11, pp. 2761–2767, 2009, doi: 10.1016/j.enconman.2009.06.032.
- [18] L. G. Franquelo, J. Rodriguez, J. I. Leon, S. Kouro, R. Portillo, and M. A. M. Prats, "The age of multilevel converters arrives," *IEEE Ind. Electron. Mag.*, vol. 2, no. 2, pp. 28–39, 2008, doi: 10.1109/MIE.2008.923519.
- [19] G. S. Konstantinou and V. G. Agelidis, "Performance evaluation of half-bridge cascaded multilevel converters operated with multicarrier sinusoidal PWM techniques," *2009 4th IEEE Conf. Ind. Electron. Appl. ICIEA 2009*, pp. 3399–3404, 2009, doi: 10.1109/ICIEA.2009.5138833.

- [20] S. Rathore, M. K. Kirar, and B. S.K, “Simulation of Cascaded H- Bridge Multilevel Inverter Using PD, POD, APOD Techniques,” *Electr. Comput. Eng. An Int. J.*, vol. 4, no. 3, pp. 27–41, 2015, doi: 10.14810/ecij.2015.4303.
- [21] M. S. W. Chan and K. T. Chau, “A new switched-capacitor boost-multilevel inverter using partial charging,” *IEEE Trans. Circuits Syst. II Express Briefs*, vol. 54, no. 12, pp. 1145–1149, 2007, doi: 10.1109/TCSII.2007.905352.
- [22] Y. Hinago and H. Koizumi, “A switched-capacitor inverter using series/parallel conversion with inductive load,” *IEEE Trans. Ind. Electron.*, vol. 59, no. 2, pp. 878–887, Feb. 2012, doi: 10.1109/TIE.2011.2158768.
- [23] D. Saha and T. Roy, “A New Symmetrical Three Phase Multilevel Inverter using Switched Capacitor Basic Units for Renewable Energy Conversion Systems,” in *2018 International Conference on Control, Power, Communication and Computing Technologies, ICCPCCT 2018*, 2018, pp. 368–374, doi: 10.1109/ICCPCCT.2018.8574248.
- [24] E. Zamiri, N. Vosoughi, ... S. H.-I. T., and undefined 2016, “A new cascaded switched-capacitor multilevel inverter based on improved series–parallel conversion with less number of components,” [ieeexplore.ieee.org](http://ieeexplore.ieee.org).
- [25] R. Barzegarkhoo, H. Kojabadi, E. Z.-... on P. Electronics, and undefined 2015, “Generalized structure for a single phase switched-capacitor multilevel inverter using a new multiple DC link producer with reduced number of switches,” [ieeexplore.ieee.org](http://ieeexplore.ieee.org).
- [26] B. Karami, R. Barzegarkhoo, A. Abrishamifar, and M. Samizadeh, “A switched-capacitor multilevel inverter for high AC power systems with reduced ripple loss using SPWM technique,” in *6th Annual International Power Electronics, Drive Systems, and Technologies Conference, PEDSTC 2015*, 2015, pp. 627–632, doi: 10.1109/PEDSTC.2015.7093347.
- [27] S. Rathore, M. K. Kirar, and B. S.K, “Simulation of Cascaded H- Bridge Multilevel Inverter Using PD, POD, APOD Techniques,” *Electr. Comput. Eng. An Int. J.*, vol. 4, no. 3, pp. 27–41, 2015, doi: 10.14810/ecij.2015.4303.
- [28] K. Kim, Y. Lee, Y. Jang, ... J. H.-2019 10th I., and undefined 2019, “Hybrid switched-capacitor multi-level inverter for renewable energy systems,” [ieeexplore.ieee.org](http://ieeexplore.ieee.org).