

A 16×2 GEIGER MODE PHOTON COUNTER ARRAY AUTOMATED DATA  
ACQUISITION SYSTEMS IN 0.18  $\mu\text{m}$  CMOS PROCESS

CHONG YOK KIAN

UNIVERSITI TEKNOLOGI MALAYSIA

A 16×2 GEIGER MODE PHOTON COUNTER ARRAY AUTOMATED DATA  
ACQUISITION SYSTEMS IN 0.18 μm CMOS PROCESS

CHONG YOK KIAN

A project report submitted in partial fulfilment of the  
requirements for the award of the degree of  
Master of Engineering (Computer & Microelectronics System)

School of Electrical Engineering  
Faculty of Engineering  
Universiti Teknologi Malaysia

JULY 2022

## **DEDICATION**

This project report is dedicated to my father, who taught me that the best kind of knowledge to have is that which is learned for its own sake. It is also dedicated to my mother, who taught me that even the largest task can be accomplished if it is done one step at a time.

## **ACKNOWLEDGEMENT**

First, I would like to deliver my sincere gratitude towards Dr Suhaila for her guidance and advice provided throughout the journey of completing this project and the writing of this report. With her supervision and immerse knowledge shared, I was able to resolve the issues and difficulties encountered during the journey and complete this project successfully. Furthermore, I also would like to take this opportunity to thank my family in providing mental support and this provides motivation throughout the project execution. Lastly, I would like to express my gratitude to all the individuals that providing their support in completing this report.

## ABSTRACT

Photon detection technology involving single photon detection and counting is vital for areas such as biomedical, agriculture, two-dimensional imaging, three-dimensional ranging and fluorescence correlation spectroscopy. These applications require a photon detection system with fast response time and high sensitivity and Single Photon Avalanche Diode (SPAD) is identified to be a suitable candidate as a photon detector. SPAD provides fast photon counting, low biasing voltage, small in size and ability to integrate with Complementary Metal-Oxide Semiconductors (CMOS) compared with other photon detection methods. The motivation of this project is to achieve physical implementation of 2-Dimensional Array of SPAD with intention of improving sensitivity. Previous studies show limitations of SPAD application to detect very low intensity photon signals due to insufficient sensitivity. This project suggests a robust data acquisition system to work with 16 x 2 photon counting array of SPAD detector and its readout controller module. The integrated circuit will be implemented in Verilog Hardware Descriptive Language (HDL), simulated, synthesized, and tested for Application Specific Integrated Circuit (ASIC) implementation using Synopsys Electronic Design Automation (EDA) tool. Besides that, an additional task is in place to realize fabrication ready physical implementation of the proposed integrated circuit using 0.18  $\mu\text{m}$  CMOS technology. The full design consists of 16 x 2 SPAD model, 16 bits 2 to 1 multiplexer, Brent-Kung Adder (BKA) as data acquisition system and a Parallel In Parallel Out (PIPO) shift register. Verifications are done to each element individually and to whole system to ensure functionality correctness. Physical implementation of the whole system is carried out to study area and power performance of the post-layout design. The 16 x 2 BKA system is able to achieve an area reduction of 20.93 % when taking the 16 x 2 KSA system as reference. The maximum main clock frequency and area consumption achieved by the 16 x 2 BKA system are 680.3 MHz and 11688.97  $\mu\text{m}^2$  respectively.

## ABSTRAK

Teknologi pengesanan foton melibatkan pengesanan dan pengiraan foton tunggal mempunyai kepentingan dalam sektor seperti bioperubatan, pertanian, pengimejan dua dimensi, pengukuran kejauhan tiga dimensi dan spektroskopi korelasi pendarfluor. Aplikasi-aplikasi ini memerlukan sistem pengesanan foton dengan masa tindak balas yang cepat dan sensitiviti yang tinggi serta Diod Avalanche Foton Tunggal dikenal pasti sebagai pengesan foton yang sesuai. Diod Avalanche Foton Tunggal mempunyai ciri-ciri seperti pengiraan foton pantas, voltan pincang yang rendah, bersaiz kecil dan keupayaan untuk berintegrasi dengan semikonduktor-oksida logam pelengkap berbanding kaedah pengesanan foton lain. Motivasi projek ini adalah untuk mencapai pelaksanaan fizikal tatasusunan 2 Dimensi Diod Avalanche Foton Tunggal dengan hasrat untuk meningkatkan sensitiviti. Kajian terdahulu menunjukkan had aplikasi Diod Avalanche Foton Tunggal untuk mengesan isyarat foton intensiti sangat rendah kerana kepekaan yang tidak mencukupi. Projek ini mencadangkan sistem pemerolehan data yang teguh untuk berfungsi dengan 16 x 2 foton tatasusunan mengira untuk pengesan SPAD dan modul pengawal bacaannya. Litar bersepadu akan dilaksanakan dalam Verilog HDL, disimulasikan, disintesis dan diuji untuk pelaksanaan ASIC menggunakan alat Automasi Reka Bentuk Elektronik Synopsys. Di samping itu, tugas tambahan dilakukan untuk merealisasikan fabrikasi siap pelaksanaan fizikal litar bersepadu yang dicadangkan menggunakan teknologi CMOS 0.18  $\mu\text{m}$ . Reka bentuk penuh terdiri daripada model 16 x 2 Diod Avalanche Foton Tunggal, 16 bit 2 hingga 1 pemultipleks, Penambah Brent-Kung sebagai sistem pemerolehan data dan daftar anjakan selari keluar. Pengesanan dilakukan kepada setiap elemen secara individu dan keseluruhan sistem untuk memastikan ketepatan fungsi. Pelaksanaan fizikal keseluruhan sistem telah dijalankan untuk mengkaji kawasan dan prestasi kuasa reka bentuk pasca susun atur. Sistem 16 x 2 BKA mampu mencapai pengurangan kawasan sebanyak 20.93 % apabila mengambil sistem 16 x 2 KSA sebagai rujukan. Frekuensi operasi maksimum dan penggunaan kawasan yang dicapai oleh sistem 16 x 2 BKA ialah 680.3 MHz dan 11688.97  $\mu\text{m}^2$ .

## TABLE OF CONTENTS

	<b>TITLE</b>	<b>PAGE</b>
	<b>DECLARATION</b>	<b>iii</b>
	<b>DEDICATION</b>	<b>iv</b>
	<b>ACKNOWLEDGEMENT</b>	<b>v</b>
	<b>ABSTRACT</b>	<b>vii</b>
	<b>ABSTRAK</b>	<b>viii</b>
	<b>TABLE OF CONTENTS</b>	<b>ix</b>
	<b>LIST OF TABLES</b>	<b>xi</b>
	<b>LIST OF FIGURES</b>	<b>xii</b>
	<b>LIST OF ABBREVIATIONS</b>	<b>xv</b>
	<b>LIST OF SYMBOLS</b>	<b>xvi</b>
<b>CHAPTER 1</b>	<b>INTRODUCTION</b>	<b>1</b>
	1.1 Introduction	1
	1.2 Problem Background	1
	1.3 Problem Statement	3
	1.4 Objectives	3
	1.5 Scopes of Project	4
	1.6 Significance of Project	5
	1.7 Report Organisation	5
<b>CHAPTER 2</b>	<b>LITERATURE REVIEW</b>	<b>7</b>
	2.1 Introduction	7
	2.2 Brief Overview of Single Photon Detection	7
	2.3 Adder Topologies Comparison	9
	2.4 Comparison between KSA and BKA	14
	2.5 Timing Parameters	19

<b>CHAPTER 3</b>	<b>RESEARCH METHODOLOGY</b>	<b>22</b>
3.1	Introduction	22
3.2	Top Level Overview of the Proposed System	22
3.3	Circuit Simulation Tool	23
3.4	Modules and Coding Style for Adder Element	24
3.5	Designs ASIC Implementation Flow	26
	3.5.1 Synthesis Implementation	28
	3.5.2 Physical Implementation	30
	3.5.3 STA Implementation	31
3.6	Project Planning	32
<b>CHAPTER 4</b>	<b>RESULTS AND DISCUSSION</b>	<b>36</b>
4.1	Introduction	36
4.2	Testbench Verification	36
	4.2.1 Digital Pulser Testbench Verification	36
	4.2.2 KSA and BKA Testbench Verification	37
	4.2.3 Full Data Acquisition System Testbench Verification	40
4.3	Quartus Prime Timing Analysis of KSA and BKA	43
4.4	Physical Implementation Results	43
	4.4.1 DC Synthesis Specific Results	43
	4.4.2 ICC Physical Implementation Specific Results	46
	4.4.3 Performance Metrics Comparison in DC, ICC and STA	51
<b>CHAPTER 5</b>	<b>CONCLUSION AND FUTURE WORK</b>	<b>55</b>
5.1	Conclusion	55
5.2	Future Recommendation	55
<b>REFERENCES</b>		<b>57</b>



## LIST OF TABLES

TABLE NO.	TITLE	PAGE
Table 2.1	Comparison between SNSPD, TES and SPAD	9
Table 2.2	Performance Metrics Comparison between Adder Topologies	14
Table 2.3	Summary of BKA and KSA Comparison Papers	18
Table 3.1	Project 1 Gantt Chart	35
Table 3.2	Project 2 Gantt Chart	35
Table 4.1	Quartus Prime Timing Analysis of KSA and BKA	43
Table 4.2	Data Acquisition Systems Clock Skew of Clocks	54

## LIST OF FIGURES

<b>FIGURE NO.</b>	<b>TITLE</b>	<b>PAGE</b>
Figure 2.1	Full Adder Schematic	10
Figure 2.2	Block Diagrams of 2 Bits RCA with Full Adders	10
Figure 2.3	Schematic of 8 Bits CSA	11
Figure 2.4	Schematic of 5 Bits Carry Select Adder [30]	12
Figure 2.5	Schematic of 4 Bits Carry Look Ahead Adder [31]	13
Figure 2.6	Schematic of 16 Bits KSA [34]	16
Figure 2.7	Schematic of 16 Bits BKA [34]	17
Figure 2.8	D Flip-flop Block Diagram [37]	19
Figure 3.1	Top Level Block Diagram of the Proposed Data Acquisition System	23
Figure 3.2	Verilog Code of squarecell Module	25
Figure 3.3	Verilog Code of blackcell Module	25
Figure 3.4	Verilog Code of greycell Module	25
Figure 3.5	Verilog Code of dcell Module	25
Figure 3.6	Verilog Code of buffer Module	26
Figure 3.7	Project ASIC Implementation Flow	27
Figure 3.8	DC Setup File .synopsys_dc.setup	29
Figure 3.9	DC Constraints File	29
Figure 3.10	Generated Clocks Stamping in Data Acquisition System	30
Figure 3.11	ICC Commands for Physical Implementation	31
Figure 3.12	Primetime Commands for STA	32
Figure 3.13	Project 1 Flow	33
Figure 3.14	Project 2 Flow	34
Figure 4.1	Digital Pulser Testbench	37

Figure 4.2	Digital Pulser Output Waveform	37
Figure 4.3	KSA Testbench	38
Figure 4.4	BKA Testbench	38
Figure 4.5	KSA Output Waveform	39
Figure 4.6	BKA Output Waveform	39
Figure 4.7	16 x 1 KSA Data Acquisition System Testbench Circuit	41
Figure 4.8	16 x 2 KSA Data Acquisition System Testbench Circuit	41
Figure 4.9	16 x 2 BKA Data Acquisition System Testbench Circuit	41
Figure 4.10	16 x 1 KSA Data Acquisition System Testbench Output Waveform	42
Figure 4.11	16 x 2 KSA Data Acquisition System Testbench Output Waveform	42
Figure 4.12	16 x 2 BKA Data Acquisition System Testbench Output Waveform	42
Figure 4.13	16 x 1 KSA Data Acquisition System DC Setup Timing	44
Figure 4.14	16 x 1 KSA Data Acquisition System DC Hold Timing	44
Figure 4.15	16 x 1 KSA Data Acquisition System DC Cell Counts Report	45
Figure 4.16	16 x 1 KSA Data Acquisition System DC Area Consumption Report	45
Figure 4.17	16 x 1 KSA Data Acquisition System DC Power Consumption Report	46
Figure 4.18	16 x 1 KSA Data Acquisition System ICC Setup Timing	46
Figure 4.19	16 x 1 KSA Data Acquisition System ICC Hold Timing	47
Figure 4.20	Data Acquisition Systems DRC Reports (a) 16 x 1 KSA Data Acquisition System DRC Report (b) 16 x 2 KSA Data Acquisition System DRC Report (c) 16 x 2 BKA Data Acquisition System DRC Report	48
Figure 4.21	Data Acquisition Systems LVS Reports (a) 16 x 1 KSA Data Acquisition System LVS Report (b) 16 x 2 KSA Data Acquisition System LVS Report (c) 16 x 2 BKA Data Acquisition System LVS Report	49
Figure 4.22	Data Acquisition Systems Layouts (a) 16 x 1 KSA Data Acquisition System Layout (b) 16 x 2 KSA Data Acquisition System Layout (c) 16 x 2 BKA Data Acquisition System Layout	49

Figure 4.23	Maximum Operating Frequency of Data Acquisition Systems in DC, ICC and STA	51
Figure 4.24	Area Consumption of Data Acquisition Systems in DC and ICC	52
Figure 4.25	Power Consumption of Data Acquisition Systems in ICC	53

## LIST OF ABBREVIATIONS

SNSPD	-	Superconducting Nanowire Single Photon Detector
TES	-	Transition Edge Sensor
SPAD	-	Single Photon Avalanche Diode
ASIC	-	Application Specific Integrated Circuit
PISO	-	Parallel In Serial Out
KSA	-	Kogge Stone Adder
PPA	-	Parallel Prefix Adder
RCA	-	Ripple Carry Adder
CSA	-	Carry Save Adder
BKA	-	Brent-Kung Adder
FPGA	-	Field Programmable Gate Arrays
DRC	-	Design Rule Check
CMOS	-	Complementary Metal-Oxide Semiconductor
RTL	-	Register Transfer Level
DC	-	Design Compiler
ICC	-	IC Compiler
BIST	-	Build-In-Self-Test
STA	-	Static Timing Analysis
EDA	-	Electronic Design Automation
LVS	-	Layout Versus Schematic
HDL	-	Hardware Descriptive Language
CTS	-	Clock Tree Synthesis
MCMM	-	Multi Corner Multi Mode

## LIST OF SYMBOLS

K	-	Kelvin
ns	-	Nano Second
%	-	Percent
Hz	-	Hertz
W	-	Watt
k	-	Kilo
G	-	Giga
$\mu\text{m}^2$	-	Micro Metre Square

# CHAPTER 1

## INTRODUCTION

### 1.1 Introduction

The background of the project, problem statement, objectives, scopes of project and significance of the project will be presented and discussed in this chapter.

### 1.2 Problem Background

Quantum photonic is one of the focused research as this field of study is beneficial to multiple domains such as biomedical, agriculture, 2D imaging, 3D ranging and fluorescence correlation spectroscopy. Generation, manipulation and detection of the photon quantum states are generic stages of process for a typical quantum photonic system [1]. There are types of single photon detectors such as Superconducting Nanowire Single Photon Detector (SNSPD) [2], Transition Edge Sensor (TES) [3] and Single Photon Avalanche Diode (SPAD) [4]. SPAD is the most suitable photon detection methodology for either experimental setup or portable solution due to its' ability to operate under room temperature condition while the other two methods will require extremely low working temperature from 1 K to 4 K [2,3]. SPAD also possesses benefits such as efficient photon detection, low operating voltage and ability to be implemented into array form [5]. For the observability of the photons detected by a SPAD array, a data acquisition system is required.

SPAD is one of the photon detection methodologies in quantum photonic with advantages such as integrability into Application Specific Integrated Circuit (ASIC), small size, low power consumption due to lower operating voltage and ability in detecting low intensity photons [6]. SPAD, also known as Geiger mode avalanche photodiode, is built from a PN junction structure which operates under reverse biased

voltage that exceeds breakdown voltage [7]. When SPAD is operating in reverse voltage higher than breakdown voltage, there is no current flow due to the depletion region missing free carriers. Any photon absorbed in this moment will result in avalanche current from ionisation which indicates the photon is detected and a quenching circuit will reset the avalanche current by lowering the reverse voltage.

The implication of SPAD into a 16x1 array is presented by Suhaila et al in enabling the possibility for imaging purpose [8]. A data acquisition system will be required to make the photons detected by SPAD array countable and observable. A complete parallel photon counting circuit will consist of two main portions which are the front end part, SPAD array that detects asynchronous photon signals and the backend part, a synchronous data acquisition system [9] [10]. A backend data acquisition system with 4 main blocks which are pulse discriminator, clock divider, Parallel In Serial Out (PISO) register and Kogge Stone Adder (KSA) is proposed by Kumar [11].

The adder portion which carries out photon counting operations is the bottleneck of the data acquisition system which determines the operating frequency [12]. KSA which is a kind of Parallel Prefix Adder (PPA) was used as counting element in previous implementation due to PPA is having lowest latency compared with other adder topologies such as Ripple Carry Adder (RCA), Carry Save Adder (CSA) and Carry Select Adder [13]. The drawback of KSA will be contribution to large cell area consumption and Brent-Kung Adder (BKA) is showing possibility to replace KSA with the advantage of simplifying complexity of the circuit and leads to area reduction in post physical implementation layout as it is showing saving of 41 % area saving with 22.26 % longer latency [14]. With the latency of 0.7 ns achieved by KSA data acquisition system [15], the degradation in delay of the counter portion is estimated to be able to achieve the requirement of the SPAD array used which is 200 MHz.

ASIC are integrated circuits designed for a specific purpose or function [16]. By implementing the data acquisition system with ASIC, the design can benefit from power consumption and delay performance compared with Field Programmable Gate



Arrays (FPGA). Implementation with standard cell methodology of ASIC will speed up the design process due to easier convergence of the design's timing and Design Rule Check (DRC) of the technology process used.

### **1.3 Problem Statement**

Large area consumption of data acquisition systems with usage of KSA as a photon counting element is being reported by previous research [17] which requires improvement. Area overhead is an important design constraint which determines the design's cost and functionality that is allowed to be implemented within the design. This project will look for a type of adder that possesses lower area overhead and comparable delay to substitute KSA as a counting element.

The finding from previous research by J.W Tai [18] is showing that the 16 x 1 SPAD array is having limitations in sensitivity for photon counting where 16 x 2 SPAD is proposed to improve the sensitivity but there is an existing flaw in the proposed solution where the sensitivity is not improved successfully. Optimization will be done by this project to complete the solution proposed by the previous project and achieve the target of improving sensitivity.

Besides that, physical implementation of the data acquisition system for the SPAD module is needed due to low implementation cost and low power consumption. ASIC is more cost efficient in large scale fabrication and the power consumption of ASIC can be well optimised and controlled more precisely. Lower power consumption will be translated into longer battery life for portable solutions.

### **1.4 Objectives**

The main purpose of this project is to carry out physical implementation of a data acquisition system with BKA for a 16 x 2 SPAD photon counting array with technology process of 0.18  $\mu\text{m}$  Complementary Metal-Oxide Semiconductor (CMOS).

The applicable performance metrics such as timing convergence, area consumption and power consumption of pre and post layout design will be extracted and evaluated.

Here are the objectives of this project:

- To design 16 x 2 photon counting array front-end circuit with data acquisition system on-chip.
- To integrate the proposed 16 × 2 photon counting array for fabrication ready physical implementation using 0.18 μm CMOS technology.
- To reduce area consumption by using 16-bits BKA.
- To characterise the proposed circuit for timing, power and area performances.

## **1.5 Scopes of Project**

The scopes of the project are:

- Specification of APD in [9] have been used.
- Register Transfer Level (RTL) is designed in Verilog Hardware Descriptive Language (HDL) form.
- Optimization is done on the acquisition system adder portion proposed by J.W Tai.
- Random signal generation module is included to simulate photon signal captured by SPAD module.
- Quartus is used to verify the functionality of the blocks in the data acquisition circuit with Verilog HDL form with testbench.
- Design Compiler (DC) is used to translate Verilog HDL into gate-level netlist.

- IC Compiler (ICC) is used to carry out physical implementation.
- Analyse the floorplan size, timing and power consumption of the ASIC design.
- The physical implementation and performance metrics analysis are implemented on 16 x 1 KSA, 16 x 2 KSA and 16 x 2 BKA based systems.

## **1.6 Significance of Project**

This project is going to contribute to photon detection of the quantum photonic field. Improvement in sensitivity of the SPAD application translates into more photon counts per second and more precise results from photon counting are expected to be contributed by this project. Besides that, the effort of this project in reducing the area consumption for the data acquisition system of the SPAD module will contribute to the possibility of incorporating more features for the system and suitable for portable solutions in applications such as agriculture and biomedical field. Reduction of the area consumption with usage of BKA also gives more area of utilisation for further development such as introducing Build-In-Self-Test (BIST).

## **1.7 Report Organisation**

This project proposal is made up from five chapters. This chapter provides an introduction on the research topic of this project, explanation of the problem background which motivates this research, problem statement, objectives of the research, project scope and the overall organisation of this report. Chapter two elaborates the literature review done on the data acquisition system and the adder comparison in identifying the problem statement. Chapter three displays the methodology of implementing the 16 x 2 data acquisition system with BKA from RTL to physical layout. Chapter four will present the experimental data and discussion on the findings of the 16 x 1 KSA, 16 x 2 KSA and 16 x 2 BKA systems in various performance metrics during synthesis, place and route and Static Timing Analysis

(STA). The project management plan will be explained in this chapter as well. Chapter five will summarise the findings obtained from the project outcome and then explain the limitation and future improvement for this project.

## REFERENCES

- [1] F. Ceccarelli, G. Acconcia, A. Gulinatti, M. Ghioni, I. Rech and R. Osellame, "Recent Advances and Future Perspectives of Single-Photon Avalanche Diodes for Quantum Photonics Applications," *Advanced Quantum Technologies*, vol. 4, p. 2000102, 2021.
- [2] R. H. Hadfield, "Single-Photon Detectors for Optical Quantum Information Applications," *Nature photonics*, vol. 3, p. 696–705, 2009.
- [3] D. Fukuda, G. Fujii, T. Numata, K. Amemiya, A. Yoshizawa, H. Tsuchida, H. Fujino, H. Ishii, T. Itatani, S. Inoue and others, "Titanium Superconducting Photon-Number-Resolving Detector," *IEEE transactions on applied superconductivity*, vol. 21, p. 241–245, 2010.
- [4] Z. Cheng, X. Zheng, D. Palubiak, M. J. Deen and H. Peng, "A Comprehensive and Accurate Analytical SPAD Model for Circuit Simulation," *IEEE Transactions on Electron Devices*, vol. 63, p. 1940–1948, 2016.
- [5] M. Ghioni, A. Gulinatti, I. Rech, F. Zappa and S. Cova, "Progress in Silicon Single-Photon Avalanche Diodes," *IEEE Journal of selected topics in quantum electronics*, vol. 13, p. 852–862, 2007.
- [6] H. Xu, L. Pancheri, G.-F. D. Betta and D. Stoppa, "Design and characterization of a p+/n-well SPAD array in 150nm CMOS process," *Opt. Express*, vol. 25, p. 12765–12778, May 2017.
- [7] S. Cova, A. Longoni and G. Ripamonti, "Active-Quenching and Gating Circuits for Single-Photon Avalanche Diodes (SPADs)," *IEEE Transactions on nuclear science*, vol. 29, p. 599–601, 1982.
- [8] S. Isaak, M. C. Pitter, S. Bull and I. Harrison, "Design and Characterisation of 16× 1 Parallel Outputs SPAD Array in 0.18 um CMOS Technology," in *2010 IEEE Asia Pacific Conference on Circuits and Systems*, 2010.
- [9] X. Sun and F. M. Davidson, "Photon Counting with Silicon Avalanche Photodiodes," *Journal of lightwave technology*, vol. 10, p. 1023–1032, 1992.

- [10] N. S. Nightingale, "A New Silicon Avalanche Photodiode Photon Counting Detector Module for Astronomy," *Experimental Astronomy*, vol. 1, p. 407–422, 1990.
- [11] N. K. R. Kumar, "16-bit Counter Data Acquisition Implementation With High Speed," 2018.
- [12] P. Peronio, I. Labanca, G. Acconcia, A. Ruggeri, A. A. Lavdas, A. A. Hicks, P. P. Pramstaller, M. Ghioni and I. Rech, "32-Channel Time-Correlated-Single-Photon-Counting System for High-Throughput Lifetime Imaging," *Review of Scientific Instruments*, vol. 88, p. 083704, 2017.
- [13] J. Saini, S. Agarwal and A. Kansal, "Performance, Analysis and Comparison of Digital Adders," in *2015 International Conference on Advances in Computer Engineering and Applications*, 2015.
- [14] I. Marouf, M. M. Asad, A. Bakhuraibah and Q. A. Al-Haija, "Cost Analysis Study of Variable Parallel Prefix Adders Using Altera Cyclone IV FPGA Kit," in *2017 International Conference on Electrical and Computing Technologies and Applications (ICECTA)*, 2017.
- [15] Y. K. Chong, "ASIC Implementation of 16 BIT Data Acquisition for Parallel Detection of Soil Macronutrient," *Undergraduate Final Year Projectm Faculty of Engineering*, 2019.
- [16] C. Maxfield, *Bebop to the Boolean Boogie*, Elsevier, 1995, p. 235–249.
- [17] H. C. Yeo, "Self-Test Fault Diagnosis For 16-Bit High Speed Photon Counter Circuit," *Undergraduate Final Year Projectm Faculty of Engineering*, 2021.
- [18] J. W. Tai, "16 x 2 Geiger Mode Array For Photon-Counting Applications," *Undergraduate Final Year Projectm Faculty of Engineering*, 2021.
- [19] C. M. Natarajan, M. G. Tanner and R. H. Hadfield, "Superconducting Nanowire Single-Photon Detectors: Physics and Applications," *Superconductor science and technology*, vol. 25, p. 063001, 2012.
- [20] G. Gol'Tsman, O. Okunev, G. Chulkova, A. Lipatov, A. Dzardanov, K. Smirnov, A. Semenov, B. Voronov, C. Williams and R. Sobolewski, "Fabrication and Properties of an Ultrafast NbN Hot-Electron Single-Photon Detector," *IEEE Transactions on applied superconductivity*, vol. 11, p. 574–577, 2001.

- [21] K. M. Rosfjord, J. K. W. Yang, E. A. Dauler, A. J. Kerman, V. Anant, B. M. Voronov, G. N. Gol'Tsman and K. K. Berggren, "Nanowire Single-Photon Detector with an Integrated Optical Cavity and Anti-Reflection Coating," *Optics express*, vol. 14, p. 527–534, 2006.
- [22] M. Hofbauer, B. Steindl and H. Zimmermann, "Temperature Dependence of Dark Count Rate and After Pulsing of a Single-Photon Avalanche Diode with an Integrated Active Quenching Circuit in 0.35  $\mu\text{m}$  CMOS," *Journal of Sensors*, vol. 2018, 2018.
- [23] M. D. Eisaman, J. Fan, A. Migdall and S. V. Polyakov, "Invited Review Article: Single-Photon Sources and Detectors," *Review of Scientific Instruments*, vol. 82, p. 071101, 2011.
- [24] K. D. Irwin and G. C. Hilton, "Transition-Edge Sensors," *Cryogenic Particle Detection*, p. 63–150, 2005.
- [25] A. E. Lita, A. J. Miller and S. W. Nam, "Counting Near-Infrared Single-Photons with 95% Efficiency," *Optics Express*, vol. 16, p. 3032–3040, 2008.
- [26] D. Rosenberg, A. E. Lita, A. J. Miller and S. W. Nam, "Noise-Free High-Efficiency Photon-Number-Resolving Detectors," *Physical Review A*, vol. 71, p. 061803, 2005.
- [27] I. Prochazka, K. Hamal and L. Kral, "Single Photon Counting Module for Space Applications," *Journal of Modern Optics - JMOD OPTIC*, vol. 54, pp. 151-161, January 2007.
- [28] G. R. Padmini, O. Rajesh, K. Raghu, N. M. Sree, C. Apurva and others, "Design and Analysis of 8-bit Ripple Carry Adder using Nine Transistor Full Adder," in *2021 7th International Conference on Advanced Computing and Communication Systems (ICACCS)*, 2021.
- [29] S. A. Simon and others, "Implementation of Carry Save Adder Using Novel Eighteen Transistor Hybrid Full Adder," in *2020 International Conference on Power Electronics and Renewable Energy Applications (PEREA)*, 2020.
- [30] G. K. Wadhwa, A. Grover, N. Grover and F. SBSSTC, "An Area-Efficient Carry Select Adder Design by using 180 nm Technology," *Editorial Preface*, vol. 4, 2013.
- [31] J. Miao and S. Li, "A Novel Implementation of 4-bit Carry Look-Ahead Adder," in *2017 International Conference on Electron Devices and Solid-State Circuits (EDSSC)*, 2017.

- [32] R. Uma, V. Vijayan, M. Mohanapriya and S. Paul, "Area, Delay and Power Comparison of Adder Topologies," *International Journal of VLSI Design & Communication Systems*, vol. 3, p. 153, 2012.
- [33] S. Daphni and K. V. Grace, "A Review Analysis of Parallel Prefix Adders for Better Performance in VLSI Applications," in *2017 IEEE International Conference on Circuits and Systems (ICCS)*, 2017.
- [34] S. K. Yezerla and B. R. Naik, "Design and Estimation of Delay, Power and Area for Parallel Prefix Adders," in *2014 Recent Advances in Engineering and Computational Sciences (RAECS)*, 2014.
- [35] N. Zamhari, P. Voon, K. Kipli, K. L. Chin and M. H. Husin, "Comparison of Parallel Prefix Adder (PPA)," in *Proceedings of the World Congress on Engineering*, 2012.
- [36] V. Sidharthan and M. Prasannakumar, "Comparative Analysis of Adders Parallel-Prefix Adder for Their Area, Delay and Power Consumption," 2018.
- [37] E. Salman, A. Dasdan, F. Taraporevala, K. Kucukcakar and E. G. Friedman, "Exploiting Setup–Hold-Time Interdependence in Static Timing Analysis," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 26, p. 1114–1125, 2007.
- [38] B. Li, M. Hashimoto and U. Schlichtmann, "From Process Variations to Reliability: A Survey of Timing of Digital Circuits in the Nanometer Era," *IPSSJ Transactions on System LSI Design Methodology*, vol. 11, p. 2–15, 2018.
- [39] D. Joo and T. Kim, "Managing clock skews in clock trees with local clock skew requirements using adjustable delay buffers," in *2015 International SoC Design Conference (ISOCC)*, 2015.
- [40] D. Oh and J. Kim, "Fast buffered clock tree synthesis in multi corner multi mode scenario," in *2018 International Conference on Electronics, Information, and Communication (ICEIC)*, 2018.
- [41] "IC Compiler™ Implementation User Guide," December 2016.
- [42] X. Wang and J. You, "Summary of Tools in FPGA Static Timing Analysis," in *2020 7th International Conference on Dependable Systems and Their Applications (DSA)*, 2020.