

WIRELENGTH ESTIMATION IN VLSI CELL PLACEMENT
USING MACHINE LEARNING TECHNIQUES

CHEONG ZHENG QUAN

UNIVERSITI TEKNOLOGI MALAYSIA

WIRELENGTH ESTIMATION IN VLSI CELL PLACEMENT
USING MACHINE LEARNING TECHNIQUES

CHEONG ZHENG QUAN

A project report submitted in partial fulfilment of the
requirements for the award of the degree of
Master of Engineering (Computer and Microelectronic Systems)

School of Electrical Engineering
Faculty of Engineering
Universiti Teknologi Malaysia

JULY 2022

DEDICATION

To my parents, siblings, friends, and supervisor

ACKNOWLEDGEMENT

In preparing this thesis, I was in contact with many people. They have contributed towards my understanding and thoughts. In particular, I wish to express my sincere appreciation to my main thesis supervisor, Dr. Ab Al-Hadi Bin Ab Rahman, for encouragement, guidance, and critics. Without his continued support, this thesis would not have been the same as presented here.

My sincere appreciation also extends to all my friends who have helped at various occasions. Their views and tips are useful indeed. Unfortunately, it is not possible to list all of them in this limited space. Lastly, I am grateful to all my family members.

ABSTRACT

In recent years, artificial intelligence (AI) plays an important role in Very Large-Scale Integration (VLSI) circuit design for wirelength prediction of cell placement. As compared to conventional wirelength estimation techniques such as Half-Perimeter Wirelength (HPWL) and Rectilinear Steiner Minimal Tree (RSMT), wirelength prediction using AI does provide the results with higher accuracy within a shorter runtime. Therefore, this paper aims to implement and investigate the performance of several machine learning-based wirelength estimation models on the International Symposium on Physical Design (ISPD) 2011 circuit benchmark. Machine learning models such as Artificial Neural Network (ANN), Support Vector Machine (SVM) and Random Forest (RF), are introduced in this paper. Besides, this paper also targets to integrate the machine learning model with the best accuracy and runtime, into actual placement. The results indicate that RF is the best choice for replacement of conventional method as RF achieved an accuracy of more than 90% for wirelength estimation, and the runtime taken by RF is approximately 10000s much faster than RSMT.

ABSTRAK

Pada era globalisasi ini, kecerdasan buatan (AI) memainkan peranan penting dalam reka bentuk litar penyepaduan skala sangat besar (VLSI) untuk kegunaan penganggaran panjang wayar dalam prosedur penempatan sel. Berbanding dengan teknik penganggaran panjang wayar konvensional seperti Half-Perimeter Wirelength (HPWL) dan Rectilinear Steiner Minimal Tree (RSMT), penganggaran panjang wayar melalui AI boleh menghasilkan keputusan dengan ketepatan yang lebih tinggi dalam masa yang singkat. Oleh itu, kajian ini bertujuan untuk melaksana dan menyiasat prestasi beberapa model anggaran panjang wayar berasaskan pembelajaran mesin pada penanda aras litar International Symposium on Physical Design (ISPD) 2011. Model pembelajaran mesin seperti Rangkaian Neural Buatan (ANN), Mesin Vektor Sokongan (SVM) dan Random Forest (RF), diperkenalkan dalam kajian ini. Selain itu, kajian ini juga bertujuan untuk menyepadu model pembelajaran mesin dengan ketepatan terbaik dalam masa yang singkat ke dalam penempatan sel. Keputusan kajian ini menunjukkan bahawa RF adalah pilihan terbaik sebagai penggantian kaedah konvensional kerana RF telah mencapai ketepatan yang lebih daripada 90% bagi penganggaran panjang wayar, dan masa operasi diguna oleh RF adalah agak 10000 saat lebih pantas daripada RSMT.

TABLE OF CONTENTS

	TITLE	PAGE
	DECLARATION	ii
	DEDICATION	iii
	ACKNOWLEDGEMENT	iv
	ABSTRACT	v
	ABSTRAK	vi
	TABLE OF CONTENTS	vii
	LIST OF TABLES	ix
	LIST OF FIGURES	x
	LIST OF ABBREVIATIONS	xii
	LIST OF SYMBOLS	xiii
CHAPTER 1	INTRODUCTION	1
	1.1 Research Background	1
	1.2 Problem Statement	2
	1.3 Research Objectives	4
	1.4 Research Scope	4
	1.5 Thesis Outline	5
CHAPTER 2	LITERATURE REVIEW	6
	2.1 Introduction	6
	2.2 Research on Half-Perimeter Wirelength	6
	2.3 Research on Rectilinear Minimum Spanning Tree	7
	2.4 Research on Rectilinear Steiner Minimal Tree	7
	2.5 Research on Wirelength Estimation in VLSI Cell Placement using Machine Learning	10
	2.6 Chapter Summary	12
CHAPTER 3	RESEARCH METHODOLOGY	13
	3.1 Introduction	13

3.2	Data and Information Extraction from ISPD 2011 Benchmark	14
3.3	HPWL, RMST, RSMT Wirelength Estimation	16
3.3.1	Half-Perimeter Wirelength	16
3.3.2	Rectilinear Minimum Spanning Tree	17
3.3.3	Rectilinear Steiner Minimal Tree	18
3.4	ANN, SVM, RF Training and Prediction	19
3.4.1	Artificial Neural Network	20
3.4.2	Support Vector Machine for Regression	21
3.4.3	Random Forest Regression	23
3.5	Evaluation and Analysis on Both Conventional and Machine Learning-Based Wirelength Estimations	24
3.6	Integration of Machine Learning Model into Actual Placement	26
3.7	Schedule of Works	29
3.8	Chapter Summary	30
CHAPTER 4	RESULTS AND DISCUSSIONS	31
4.1	Introduction	31
4.2	Data Extraction and Setup	31
4.3	Results and Discussions on Wirelength Estimation using Machine Learning Techniques	32
4.4	Comparison between Conventional and Machine Learning Based Wirelength Estimations Techniques	38
4.5	Results and Discussions on Integration of Random Forest Regression Model into Actual Placement	45
4.6	Chapter Summary	48
CHAPTER 5	CONCLUSION	49
5.1	Research Outcome	49
5.2	Limitations and Future Works	50
REFERENCES		52

LIST OF TABLES

TABLE NO.	TITLE	PAGE
Table 2.1	Summary of Previous Research on Wirelength Estimations in VLSI Cell Placement using HPWL, RMST and RSMT	9
Table 2.2	Summary of Previous Research on Wirelength Estimation in VLSI Cell Placement using Machine Learning	12
Table 3.1	Inputs Files Contained in Each Design in ISPD 2011 Benchmark	14
Table 3.2	Values for Hyperparameters used in ANN	21
Table 3.3	Values for Hyperparameters used in SVR	23
Table 3.4	Values for Parameters used in Simulated Annealing	28
Table 3.5	Gantt Chart	29
Table 4.1	Total Number of Training and Testing Samples in Each ISPD 2011 Benchmark Designs	32
Table 4.2	Total Runtime of SA Algorithm for All Iterations Using Both RSMT and RF Techniques	47

LIST OF FIGURES

FIGURE NO.	TITLE	PAGE
Figure 3.1	Flowchart of Overall Process of Wirelength Estimation in VLSI Cell Placement using Machine Learning Techniques	13
Figure 3.2	Flowchart of Data and Information Extraction from ISPD 2011 Benchmark	15
Figure 3.3	Flowchart of HPWL, RMST and RSMT Wirelength Estimation	16
Figure 3.4	HPWL Estimation [1]	16
Figure 3.5	RMST Estimation [1]	18
Figure 3.6	RSMT Estimation [1]	18
Figure 3.7	Flowchart of ANN, SVM, RF Training and Prediction	19
Figure 3.8	MLP based ANN Structure with Input, Hidden and Output Layers [28]	21
Figure 3.9	SVR with Linear Kernel Function Used [29]	22
Figure 3.10	Schematic Diagram of Decision Tree [33]	23
Figure 3.11	Structure of RF Regression [32]	24
Figure 3.12	Flowchart of Evaluation and Analysis on both Conventional and Machine Learning-Based Wirelength Estimations	26
Figure 3.13	Simulated Annealing Algorithm for Placement [1]	27
Figure 3.14	Flowchart of Simulated Annealing for Quality of Floorplan and Placement Runtime	28
Figure 4.1	Accuracy of the Machine Learning Models on Different ISPD 2011 Benchmark Circuits	33
Figure 4.2	Average Accuracy of the Machine Learning Models	35
Figure 4.3	Total Processing Time Taken by the Machine Learning Models on Different ISPD 2011 Benchmark Circuits	36
Figure 4.4	Average Total Processing Time Taken by Machine Learning Models	37
Figure 4.5	Percentage of Error for Different Wirelength Estimation Methods on ISPD 2011 Benchmark Circuits	39

Figure 4.6	Average Percentage of Error for Different Wirelength Estimation Methods on ISPD 2011 Benchmark Circuits	40
Figure 4.7	Total Processing Time for Different Wirelength Estimation Methods on ISPD 2011 Benchmark Circuits	42
Figure 4.8	Average Total Processing Time for Different Wirelength Estimation Methods on ISPD 2011 Benchmark Circuits	44
Figure 4.9	Changes of Estimated Wirelength after Perturbation in Actual Placement for Both RSMT and RF Techniques.	46

LIST OF ABBREVIATIONS

AI	-	Artificial Intelligence
ANN	-	Artificial Neural Network
CSV	-	Comma Separated Value
EDA	-	Electronic Design Automation
HPWL	-	Half-Perimeter Wirelength
IC	-	Integrated Circuit
ISPD	-	International Symposium on Physical Design
MLP	-	Multilayer Perceptron
MSE	-	Mean Squared Error
NP	-	Non-Deterministic Polynomial
RF	-	Random Forest
RMST	-	Rectilinear Minimum Spanning Tree
RSMT	-	Rectilinear Steiner Minimal Tree
SA	-	Simulated Annealing
SVM	-	Support Vector Machine
SVR	-	Regression Based Support Vector Machine
VLSI	-	Very-Large Scale Integration

LIST OF SYMBOLS

ε	-	Tolerance Margin
e	-	Net
i	-	Pin
p	-	Number of Terminal
L_{ε}	-	Loss Function
R^2	-	Coefficient of Determination
T	-	Temperature

CHAPTER 1

INTRODUCTION

1.1 Research Background

The design and optimization of integrated circuits (IC) are essential to the manufacturing of semiconductor chips. Recent advances in semiconductor technologies does make the modern Very-Large Scale Integration (VLSI) design becomes more complex and sophisticated. VLSI physical design continues as one of the appealing and arduous areas in the field of Electronic Design Automation (EDA) [1]. The main processes included in VLSI physical design are netlist synthesis, partitioning, floorplanning, placement, routing, and timing closure. In this paper, VLSI cell placement will be mainly discussed.

VLSI cell placement is a crucial stage in determining the positions and orientations of each cell in a layout while also addressing optimization objectives [2]. Placement is a stage in VLSI design flow where cell locations are identified which affects the timing, routability, power consumption and performance of an IC [3]. The conventional VLSI standard cell placement are divided into three main stages, which are global placement, legalization, and detailed placement. In general, global placement generates an initial placement with minimum total Half-Perimeter Wirelength (HPWL) and tries to hit some optimization targets such as routability, timing and so on. Few cells overlap as a result, and the cells are not aligned with the rows. Next, legalization starts to remove unwanted cell overlaps, to put all cell instances on the rows in the core area, and to reduce the displacements of cell instances between initial and legalized placements. Lastly, detailed placement is applied in order to enhance the quality of the results of legalized placement [3].

The main objective of placement optimization is to estimate the coordinates of all cells of a given netlist so that the total wirelength of the netlist can be minimised

[4]. Reduction of total wirelength of a circuit is a must in VLSI design flow, because the total wirelength does affect the maximum clock frequency, power consumption, routability, and the cost of manufacturing for a given design [5]. With the less wirelength and routing demand, routability can be improved in a design. Plus, the performance of the circuits can be better with shorter wirelength since shorter wirelength has less delays of interconnects, and a shorter wirelength also introduces less capacitive loads [6].

As the rapid evolution of the industrial technologies, some requirements on improving the techniques for VLSI cell placement are needed in order to reduce the computational power and runtime. In recent years, Artificial Intelligence (AI) is seen as the alternative replacement for parts of conventional VLSI physical design flow. AI is the processing of human intelligence by computers, particularly computer systems. This includes learning, reasoning, and self-correction. [7]. There are abundant of AI models or algorithms used in the industry nowadays, which can be classified into three main classes, which are deep learning, machine learning and neural network.

As a subset of AI, machine learning is a class of algorithm that automatically extract information from datasets or prior knowledge. As a data-driven strategy, machine learning is a supplement to analytical models that are widely used in EDA tools for VLSI physical design [8]. In this paper, several machine learning algorithms will be mainly discussed as the replacement of the conventional method in VLSI standard cell placement.

1.2 Problem Statement

Finding non-overlapping row and site aligned positions for cells while minimising the design's total wirelength is the challenge of standard cell placement [5]. In recent years, there are several wirelength estimation techniques been adopted in the semiconductor industries as the cell placement algorithm used in VLSI physical design of an IC. Popular algorithms used in the industries are HPWL model, Rectilinear Minimum Spanning Tree (RMST) model, Rectilinear Steiner Minimum

Tree (RSMT) model and so on. Some pros and cons are observed when these algorithms are used in standard cell placement.

HPWL model is the most popular choice as the wirelength reduction algorithm in standard cell placement nowadays in the industry. HPWL is computationally easy and thus a shorter runtime is required when estimating the total wirelength of the design. However, HPWL does not make accurate and precise wirelength estimation for smaller netlists. When the size of the netlists grows larger, the accuracy of the wirelength estimation drops drastically when HPWL is used, although simple computation and less runtime are taken [5].

In contrast, RSMT does provide a much accurate wirelength estimation than HPWL model. RSMT is a Non-Deterministic polynomial (NP) model, which is computationally complex and requires a high runtime complexity [6], [9]. As the size of the design increases, more runtime is needed for the NP-complete RSMT model, in order to obtain the accurate estimation. In practice, RMST is preferred to be used instead of RSMT, but the estimated wirelength of RMST is much longer than that of RSMT since Steiner node is not allowed in RMST model [6]. Besides, the quality of floorplan is mainly dependent on the total wirelength in cell placement design. Thus, if the total wirelength is predicted inaccurately, the quality of the floorplan will be affected too.

As the rapid growth of the technology, AI has been introduced as one of the main solutions in replacing the conventional wirelength estimation techniques in standard cell placement, in order to overcome the issues faced when conventional techniques are used. In this paper, several machine learning algorithms such as Artificial Neural Network (ANN), Support Vector Machine (SVM) and Random Forest (RF) regression, are introduced as the replacements of the conventional techniques in VLSI standard cell placement.

1.3 Research Objectives

The objectives of this paper are:

- (a) To develop machine learning algorithms for wirelength estimation.
- (b) To evaluate, analyse and compare different wirelength estimation techniques which include both conventional and machine learning methods.
- (c) To integrate machine learning wirelength estimation into actual placement algorithm.

1.4 Research Scope

The scope of this paper includes the development, evaluation, and comparison between conventional cell placement algorithms, which are HPWL, RMST and RSMT models, and machine learning-based wirelength estimation algorithms.

Besides, the results from the machine learning-based model with the best optimum accuracy and runtime are tested with actual placement, with Simulated Annealing (SA) algorithm is applied to investigate the quality of the placed floorplan. Python programming language is preferred to be used for implementing the algorithms in this paper. The International Symposium on Physical Design (ISPD) 2011 Routability-Driven Placement Contest and Benchmark Suite is imported as the placement circuits used in this paper.

1.5 Thesis Outline

Introduction, Literature Review, Methodology, Result and Discussion and Conclusion are the five main chapters that make up this paper. Introduction is the first chapter of this paper which describes about the research background, problem statement, research objectives, scope of research and the thesis outline.

The following chapter discusses about the literature review of previous works that related to this research. Some of the theoretical background of the research and the techniques of using both conventional and machine learning techniques are mainly discussed.

Chapter 3 shares the methodology of the research. The workflow of the research will be discussed step by step in detail. Flowcharts and the functions of algorithm used are highlighted in this chapter.

The next chapter discusses about the results obtained after the completion of the workflow of the research. Graphs are presented in this chapter to discuss about the performances of both conventional and machine learning approaches after estimations are done.

The last chapter summaries the overall research. Suggestions for further improvements in the future are discussed in this chapter too.

REFERENCES

- [1] A. B. Kahng, J. Lienig, I. L. Markov, and J. Hu, *VLSI physical design: From graph partitioning to timing closure*. Springer Netherlands, 2011. doi: 10.1007/978-90-481-9591-6.
- [2] S. Pawanekar, G. Trivedi, and K. Kapoor, “A Nonlinear Analytical Optimization Method for Standard Cell Placement of VLSI Circuits,” in *Proceedings of the IEEE International Conference on VLSI Design*, Feb. 2015, vol. 2015-February, no. February, pp. 423–428. doi: 10.1109/VLSID.2015.77.
- [3] Tsung-Yi Ho and Sheng-Hung Liu, “Fast Legalization for Standard Cell Placement with Simultaneous Wirelength and Displacement Minimization”, *2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip*.
- [4] J. Chen and W. Zhu, “An analytical placer for VLSI standard cell placement,” *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 31, no. 8, pp. 1208–1221, 2012, doi: 10.1109/TCAD.2012.2190289.
- [5] J. A. Roy and I. L. Markov, “Seeing the Forest and the Trees: Steiner Wirelength Optimization in Placement.”
- [6] C. Chu and Y. C. Wong, “FLUTE: Fast lookup table based rectilinear steiner minimal tree algorithm for VLSI design,” *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 27, no. 1, pp. 70–83, Jan. 2008, doi: 10.1109/TCAD.2007.907068.
- [7] “What is Artificial Intelligence (AI)? - AI Definition and How it Works.” <https://www.techtarget.com/searchenterpriseai/definition/AI-Artificial-Intelligence> (accessed Jan. 04, 2022).
- [8] G. Huang *et al.*, “Machine Learning for Electronic Design Automation: A Survey,” Jan. 2021, [Online]. Available: <http://arxiv.org/abs/2102.03357>
- [9] M. C. Lee, G. E. Jan, and C. C. Luo, “An Efficient Rectilinear and Octilinear Steiner Minimal Tree Algorithm for Multidimensional Environments,” *IEEE Access*, vol. 8, pp. 48141–48150, 2020, doi: 10.1109/ACCESS.2020.2977825.

- [10] B. N. B. Ray, A. R. Tripathy, P. Samal, M. Das, and P. Mallik, "Half-perimeter wirelength model for VLSI analytical placement," in *Proceedings - 2014 13th International Conference on Information Technology, ICIT 2014*, Feb. 2014, pp. 287–292. doi: 10.1109/ICIT.2014.61.
- [11] M. Xu, G. Grewal, S. Areibi, C. Obimbo, and D. Banerji, "Near-linear wirelength estimation for FPGA placement / Evaluation quasi-linéairelin´linéaire de la longueur de fil pour placement sur FPGA."
- [12] I. L. Markov, J. Hu, and M. C. Kim, "Progress and Challenges in VLSI Placement Research," *Proceedings of the IEEE*, vol. 103, no. 11, pp. 1985–2003, Nov. 2015, doi: 10.1109/JPROC.2015.2478963.
- [13] U. Brenner, "VLSI Legalization with Minimum Perturbation by Iteration Augmentation", IEEE Council on Electronic Design Automation, and EDA Association, *Design, Automation & Test in Europe : proceedings : Dresden, Germany, March 12-16, 2012*.
- [14] K. Shahookar and P. Mazumder, "VLSI Cell Placement Techniques."
- [15] Latha N.R. and G.R. Prasad, "Wirelength and Memory Optimized Rectilinear Steiner Minimum Tree Routing", *RTEICT-2017 : 2nd IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology : proceedings : 19-20 May 2017*.
- [16] F. K. Hwang, "ON STEINER MINIMAL TREES WITH RECTILINEAR DISTANCE*," 1976. [Online]. Available: <http://www.siam.org/journals/ojsa.php>
- [17] K. Shahookar and P. Mazumder, "GASP-A GENETIC ALGORITHM FOR STANDARD CELL PLACEMENT."
- [18] B. Yu, D.Z. Pan, T. Matsunawa, and X. Zeng, "Machine Learning and Pattern Matching in Physical Design", *Design Automation Conference (ASP-DAC), 2015 20th Asia and South Pacific : date, 19-22 Jan. 2015*.
- [19] D. Hyun, Y. Fan, and Y. Shin, "Accurate Wirelength Prediction for Placement-Aware Synthesis through Machine Learning", *Proceedings of the 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE) : 25 - 29 March 2019, Florence, Italy*.
- [20] Q. Liu, J. Ma, and Q. Zhang, "Neural Network Based Pre-Placement Wirelength Estimation", *International Conference on Field-Programmable Technology (FPT), 2012. IEEE*.

- [21] G. Grewal, S. Areibi, M. Westrik, Z. Abuowaimer, and B. Zhao, “Automatic flow selection and quality-of-result estimation for FPGA placement,” in *Proceedings - 2017 IEEE 31st International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2017*, Jun. 2017, pp. 115–123. doi: 10.1109/IPDPSW.2017.54.
- [22] N. Viswanathan, C.J. Alpert, C. Sze, Z. Li, G. Nam, and J.A. Roy, “The ISPD-2011 Routability-Driven Placement Contest and Benchmark Suite”, *Proceedings of the 2011 international symposium on Physical design*. ACM, 2011.
- [23] “ISPD 2011 Routability-driven Placement Contest and Benchmark Suite.” http://www.ispd.cc/contests/11/ispd2011_contest.html (accessed Jan. 09, 2022).
- [24] B. N. B. Ray, S. K. Mohanty, D. Sethy, and R. B. Ray, “HPWL Formulation for Analytical Placement Using Gaussian Error Function,” in *Proceedings - 2017 International Conference on Information Technology, ICIT 2017*, Jul. 2018, pp. 56–61. doi: 10.1109/ICIT.2017.34.
- [25] “Spanning Tree and Minimum Spanning Tree.” <https://www.programiz.com/dsa/spanning-tree-and-minimum-spanning-tree> (accessed Jan. 25, 2022).
- [26] Q. J. Zhang, K. C. Gupta, and V. K. Devabhaktuni, “Artificial neural networks for RF and microwave design - From theory to practice,” *IEEE Transactions on Microwave Theory and Techniques*, vol. 51, no. 4 II, pp. 1339–1350, Apr. 2003, doi: 10.1109/TMTT.2003.809179.
- [27] P. Burrascano, S. Fiori, M. Mongiardo, “A Review of Artificial Neural Networks Applications in Microwave Computer-Aided Design (Invited Article)”, Nov. 1998.
- [28] M. R. Mustafa, R. B. Rezaur, S. Saiedi, H. Rahardjo, and M. H. Isa, “Evaluation of MLP-ANN Training Algorithms for Modeling Soil Pore-Water Pressure Responses to Rainfall,” *Journal of Hydrologic Engineering*, vol. 18, no. 1, pp. 50–57, Jan. 2013, doi: 10.1061/(asce)he.1943-5584.0000599.
- [29] Kavitha S., Varuna S., Ramya R., “A Comparative Analysis on Linear Regression and Support Vector Regression”, *Proceedings of 2016 Online International Conference on Green Engineering and Technologies (IC-GET) : 19th November, 2016*.

- [30] S. R. Gunn, "Support Vector Machines for Classification and Regression," 1998.
- [31] A. J. Smola, B. Schölkopf, and S. Schölkopf, "A tutorial on support vector regression *," Kluwer Academic Publishers, 2004.
- [32] "Random Forest Regression. Random Forest Regression is a... | by Chaya Bakshi | Level Up Coding." <https://levelup.gitconnected.com/random-forest-regression-209c0f354c84> (accessed Jan. 26, 2022).
- [33] Q. Zhou, P. Zhu, Z. Huang, and Q. Zhao, "Pest Bird Density Forecast of Transmission Lines by Random Forest Regression Model and Line Transect Method," in *2020 7th International Conference on Information, Cybernetics, and Computational Social Systems, ICCSS 2020*, Nov. 2020, pp. 527–530. doi: 10.1109/ICSS52145.2020.9336898.
- [34] H. M. Makrani *et al.*, "Pyramid: Machine Learning Framework to Estimate the Optimal Timing and Resource Usage of a High-Level Synthesis Design."
- [35] S. Pattanaik, S. Prakash Bhoi, and R. Mohanty, "SIMULATED ANNEALING BASED PLACEMENT ALGORITHMS AND RESEARCH CHALLENGES: A SURVEY," 2012. [Online]. Available: www.jgrcs.info