

NEAR TO DC LEVEL MULTILEVEL INVERTER

JAHANZEB

A project report submitted in partial fulfilment of the
requirements for the award of the degree of
Master of Engineering (Electrical Power)

School of Electrical Engineering
Faculty of Engineering
Universiti Teknologi Malaysia

FEBRUARY 2021

DEDICATION

This project is dedicated to my Late beloved son Muhammad Umer who died during my masters and my wife who was shaken with a lot of sacrifices she made because of me. My Father who himself is an electrical engineer, guided me throughout my journey of engineering. I saw my father work hard in his field and made me curious to look forward on his steps. I also dedicate my work to my mother who taught me the manners and norms of my life, she is a working lady along with my father worked so hard to feed me and my siblings. My mentor Sir Dr. Touqeer Jumani has a big role in my UTM life as well. He was the one who made my life easier in UTM and guided and helped me whenever I needed him. I feel necessary to mention my ideal teacher who passed away during my masters Late Prof. Azhar Khairuddin..

ACKNOWLEDGEMENT

In preparing this project report, I was in contact with many people, researchers, academicians, and practitioners. They have contributed towards my understanding and thoughts. In particular, I wish to express my sincere appreciation to my main thesis supervisor, Dr Shahrin Bin Md. Ayub, for encouragement, guidance, critics and friendship. Without his continued support and interest, this thesis would not have been the same as presented here. I also want to mention dear fellow Saifullah khan, who was there whenever I needed him the most.

My fellow postgraduate students should also be recognised for their support. My sincere appreciation also extends to all my colleagues and friends who have aided at various occasions. Their views and tips are useful indeed. Unfortunately, it is not possible to list all of them in this limited space. I am grateful to all my family members

ABSTRACT

The purpose of this study is to investigate the application of genetic algorithm (GA) in modelling linear and non-linear dynamic systems and develop an alternative model structure selection algorithm based on GA. Orthogonal least square (OLS), a gradient descent method was used as the benchmark for the proposed algorithm. A model structure selection based on modified genetic algorithm (MGA) has been proposed in this study to reduce problems of premature convergence in simple GA (SGA). The effect of different combinations of MGA operators on the performance of the developed model was studied and the effectiveness and shortcomings of MGA were highlighted. Results were compared between SGA, MGA and benchmark OLS method. It was discovered that with similar number of dynamic terms, in most cases, MGA performs better than SGA in terms of exploring potential solution and outperformed the OLS algorithm in terms of selected number of terms and predictive accuracy. In addition, the use of local search with MGA for fine-tuning the algorithm was also proposed and investigated, named as memetic algorithm (MA). Simulation results demonstrated that in most cases, MA is able to produce an adequate and parsimonious model that can satisfy the model validation tests with significant advantages over OLS, SGA and MGA methods. Furthermore, the case studies on identification of multivariable systems based on real experiment data from two systems namely a turbo alternator and a continuous stirred tank reactor showed that the proposed algorithm could be used as an alternative to adequately identify adequate and parsimonious models for those systems. Abstract must be bilingual. For a thesis written in Bahasa Melayu, the abstract must first be written in Bahasa Melayu and followed by the English translation. If the thesis is written in English, the abstract must be written in English and followed by the translation in Bahasa Melayu. The abstract should be brief, written in one paragraph and not exceed one (1) page. An abstract is different from synopsis or summary of a thesis. It should states the field of study, problem definition, methodology adopted, research process, results obtained and conclusion of the research. The abstract can be written using single or one and a half spacing. Example can be seen in Appendix 1 (Bahasa Melayu) and Appendix J (English).

ABSTRAK

Kajian ini dilakukan bertujuan mengkaji penggunaan algoritma genetik (GA) dalam pemodelan sistem dinamik linear dan tak linear dan membangunkan kaedah alternatif bagi pemilihan struktur model menggunakan GA. Algoritma kuasa dua terkecil ortogon (OLS), satu kaedah penurunan kecerunan digunakan sebagai bandingan bagi kaedah yang dicadangkan. Pemilihan struktur model menggunakan kaedah algoritma genetik yang diubahsuai (MGA) dicadangkan dalam kajian ini bagi mengurangkan masalah konvergensi pramatang dalam algoritma genetik mudah (SGA). Kesan penggunaan gabungan operator MGA yang berbeza ke atas prestasi model yang terbentuk dikaji dan keberkesanan serta kekurangan MGA ditandakan. Kajian simulasi dilakukan untuk membandingkan SGA, MGA dan OLS. Dengan menggunakan bilangan parameter dinamik yang setara kajian ini mendapati, dalam kebanyakan kes, prestasi MGA adalah lebih baik daripada SGA dalam mencari penyelesaian yang berpotensi dan lebih berkebolehan daripada OLS dalam menentukan bilangan sebutan yang dipilih dan ketepatan ramalan. Di samping itu, penggunaan carian tempatan dalam MGA untuk menambah baik algoritma tersebut dicadangkan dan dikaji, dinamai sebagai algoritma memetik (MA). Hasil simulasi menunjukkan, dalam kebanyakan kes, MA berkeupayaan menghasilkan model yang bersesuaian dan parsimoni dan memenuhi ujian pengesahan model di samping memperoleh beberapa kelebihan dibandingkan dengan kaedah OLS, SGA dan MGA. Tambahan pula, kajian kes untuk sistem berbilang pemboleh ubah menggunakan data eksperimental sebenar daripada dua sistem iaitu sistem pengulang-alik turbo dan reaktor teraduk berterusan menunjukkan algoritma ini boleh digunakan sebagai alternatif untuk memperoleh model termudah yang memadai bagi sistem tersebut.

TABLE OF CONTENTS

	TITLE	PAGE
	DECLARATION	iii
	DEDICATION	iv
	ACKNOWLEDGEMENT	v
	ABSTRACT	vi
	ABSTRAK	vii
	TABLE OF CONTENTS	viii
	LIST OF TABLES	xi
	LIST OF ABBREVIATIONS	xv
CHAPTER 1	INTRODUCTION	1
1.1	Background	1
1.2	Problem statement	3
1.3	Objectives	4
1.4	Scope of research	4
CHAPTER 2	MULTILEVEL INVERTER TOPOLOGIES	5
2.1	Introduction	5
2.2	Terminology and Assessment Parameters	6
2.2.1	Modularity	6
2.2.2	Total Blocking Voltage (TVB)	6
2.2.3	Structure (Symmetric-Asymmetric)	6
2.2.4	Level-Generation and Polarity-Generation	7
2.2.5	Redundant States	7
2.2.6	Switching Losses	7
2.2.7	Switching Frequencies	8
2.2.8	Equal Power Distribution	8
2.2.9	Types of Switches	8
2.3	Review on Traditional MLI Topologies	9

2.4	Neutral-Point Clamped Multilevel Inverter	9
2.5	Flying Capacitor Multilevel Inverter	11
2.6	Cascaded H-Bridge Multilevel Inverter	15
2.7	Modulation Techniques	17
2.8	Fundamental Switching Frequency Techniques	18
2.9	Nearest Level Control (NLC)	18
2.10	Selective Harmonics Elimination PWM	19
2.11	High Switching Frequency Techniques	20
2.12	Phase Shift PWM	20
2.13	Level shift PWM	21
2.14	Space Vector Modulation	23
CHAPTER 3	METHODOLOGY	25
3.1	Overview	25
3.2	Circuit topology overview	25
3.3	Switching Tables	27
3.4	Pulse width Modulation	29
3.4.1	PD-PWM	30
3.4.2	POD-PWM	31
3.4.3	POD-PWM	32
3.5	The Nearest Level Control Modulation	34
3.6	Advantages and disadvantage of techniques in use	44
CHAPTER 4	RESULTS AND DISCUSSION	45
4.1	Introduction	45
4.2	Simulations	45
4.2.1	Multi-Carrier switching techniques	45
4.2.2	Seven-level Inverter	46
4.2.3	Nine-level Inverter	56
4.2.4	Eleven-level Inverter	65
4.3	Discussion	74
4.4	Further Analysis	74

CHAPTER 5	CONCLUSION	82
5.1	Summary of work	82
5.2	Future recommendations and suggestions	83
REFERENCES		85

LIST OF TABLES

TABLE NO.	TITLE	PAGE
Table 2.1	Five-level NPC MLI switching states	11
Table 2.2	Switching states for the FC five-level MLI	14
Table 2.3	Switching states for Five-level CHB MLI	16
Table 3.1	Seven-level CHB-MLI switching sequence	28
Table 3.2	Nine-level CHB-MLI switching sequence	28
Table 3.3	Eleven-level CHB-MLI switching sequence	29
Table 3.4	Circuit parameters for CHB-MLI.	44
Table 4.1	Summary of simulation results	74
Table 4.2	Summary of THD% at different points of switching in each level	81

LIST OF FIGURES

FIGURE NO.	TITLE	PAGE
Figure 1.1	Examples of (a) 2-level inverter (b) 3-level inverter (c) n-level inverter	3
Figure 2.1	(a) Three-level NPC MLI topology, (b) Five-level NPC MLI	10
Figure 2.2	(a) FC MLI Three-level Topology, (b) FC MLI Five-level Topology	13
Figure 2.3	(a) Three-level CHB MLI, (b) Five-level CHB MLI Topology	16
Figure 2.4	Nearest level method (a) waveform (b) control logic	19
Figure 2.5	Phase shifted PWM	21
Figure 2.6	Phase disposition (PD) PWM	21
Figure 2.7	In phase opposition disposition (POD)	22
Figure 2.8	Alternative phase opposition disposition (APOD)	22
Figure 3.1	Circuit topology of seven-level CHB-MLI	26
Figure 3.2	Circuit topology of nine-level CHB-MLI	26
Figure 3.3	Circuit topology of eleven-level CHB-MLI	26
Figure 3.4	Reference vs carrier signals for seven-level PDPWM	30
Figure 3.5	Reference vs carrier signals for nine-level PDPWM	30
Figure 3.6	Reference vs carrier signals for eleven-level PDPWM	31
Figure 3.7	Reference vs carrier signals for seven-level PODPWM	31
Figure 3.8	Reference vs carrier signals for nine-level PODPWM	32
Figure 3.9	Reference vs carrier signals for eleven-level PODPWM	32
Figure 3.10	Reference vs carrier signals for seven-level APODPWM	33
Figure 3.11	Reference vs carrier signals for nine-level APODPWM	33
Figure 3.12	Reference vs carrier signals for eleven-level APODPWM	33

Figure 3.13	(a) Reference vs carrier signals for 7-level 0.25Vdc point of switching for NLC	36
Figure 3.14	(a) Reference vs carrier signals for 9-level 0.25Vdc point of switching for NLC	38
Figure 3.15	(a) Reference vs carrier signals for 11-level 0.25Vdc point of switching for NLC	40
Figure 4.1	Block diagram for various techniques used in this work	46
Figure 4.2	Switching scheme for 7-level PD-PWM	47
Figure 4.3	(a)Current output (b)Voltage output (c) Current THD (d)Voltage THD; for 7-level PD-PWM	49
Figure 4.4	Switching scheme for 7-level POD-PWM	49
Figure 4.5	(a)Current output (b)Voltage output (c) Current THD (d)Voltage THD; for 7-level POD-PWM	51
Figure 4.6	Switching scheme for 7-level APOD-PWM	52
Figure 4.7	(a)Current output (b)Voltage output (c) Current THD (d)Voltage THD; for 7-level APOD-PWM	53
Figure 4.8	Switching scheme for 7-level NLC-PWM	54
Figure 4.9	(a)Current output (b)Voltage output (c) Current THD (d)Voltage THD; for 7-level NLC	55
Figure 4.10	Switching scheme for 9-level PD-PWM	56
Figure 4.11	(a)Current output (b)Voltage output (c) Current THD (d)Voltage THD; for 9-level PD-PWM	58
Figure 4.12	Switching scheme for 9-level POD-PWM	59
Figure 4.13	(a)Current output (b)Voltage output (c) Current THD (d)Voltage THD; for 9-level POD-PWM	60
Figure 4.14	Switching scheme for 9-level APOD-PWM	61
Figure 4.15	(a)Current output (b)Voltage output (c) Current THD (d)Voltage THD; for 9-level APOD-PWM	62
Figure 4.16	Switching scheme for 9-level NLC	63
Figure 4.17	(a) Current output (b)voltage output (c) Current THD (d)Voltage THD for 9-level NLC	64
Figure 4.18	Switching scheme for 11-level PD-PWM	65
Figure 4.19	(a) Current output (b)voltage output (c) Current THD (d)Voltage THD for 11-level PD-PWM	67

Figure 4.20	Switching scheme for 11-level POD-PWM	68
Figure 4.21	(a)Current output (b)Voltage output (c) Current THD (d)Voltage THD; for 11-level POD-PWM	69
Figure 4.22	Switching scheme for 11-level APOD-PWM	70
Figure 4.23	(a)Current output (b)Voltage output (c) Current THD (d)Voltage THD; for 11-level APOD-PWM	71
Figure 4.24	Switching scheme for 11-level NLC	72
Figure 4.25	(a)Current output (b)Voltage output (c) Current THD (d)Voltage THD; for 11-level NLC	73
Figure 4.26	%THD profiles of NLC at 0.25Vdc switching (a)seven- level (b)nine-level (c)eleven-level	76
Figure 4.27	%THD profiles of NLC at 0.5Vdc switching (a)seven- level (b)nine-level (c)eleven-level	78
Figure 4.28	%THD profiles of NLC at 0.75Vdc switching (a)seven- level (b)nine-level (c)eleven-level	79
Figure 4.29	%THD profiles of NLC at 0.5Vdc switching (a)seven- level (b)nine-level (c)eleven-level	81

LIST OF ABBREVIATIONS

MLI	-	Multi-Level Inverter
CSI	-	Current Source Inverters
VSC	-	Voltage Source Inverters
FC	-	Flying Capacitor
NPC	-	Neutral Point Clamped
CHB	-	Cascaded H-Bridge
PWM	-	Pulse Width Modulation
PD	-	Pulse Disposition
POD	-	Pulse Opposition Disposition
NLC	-	Nearest Level Control
NLM		Nearest level Modulation
% THD		Total Harmonic Distortion percentage
UTM		Universiti Teknologi Malaysia

CHAPTER 1

INTRODUCTION

1.1 Background

In the new era of technology, inverters have gained enormous importance. Nowadays, everything is converting from manual to digital and mechanical to electrical because digitalization depends on electrification. Previously the time was leaning towards mechanical industries. The dominance of mechanics was at most; however, nowadays, the time has changed, and everything is preferred to be comfortable, adaptable, and more reliable. Industries have converted themselves to robotics rather than human labor, which increases the industry's output and, hence revenue. Apart from that, all these industries use colossal energy for productivity and utilities, so more energy is demanded. The government sectors of energy and independent private plants for electricity manufacturing are looking for ways to ease, soothe and advance electricity generation. Various ways can achieve that. It can be by converting natural resources of energy into electricity through various processing units or using fossil fuels to extract energy to generate electricity.

However, there are two different types of electric currents produced in generating units, i.e., in industry, AC and DC electricity types are most needed, but both have their areas to cover for the preferred use. Somewhere in the transmission of electricity in long lines to lessen the losses and cut the cost of transmission, DC voltage is used. In contrast, commercially or domestically, AC voltage is mostly used in single or three phases forms.

As we speak about converting one form of voltage to another form, electronics' functions emerge. We have to convert AC type of voltages into DC type known as Rectification, whereas converting DC to AC is known as Inversion, so the devices are

called Rectifiers and Inverters. Some energy resources generate electricity in DC voltage type, which is indeed undesired when used for domestic or most industrial purposes, so, for that reason, inverters play an essential role in converting from DC to AC. Now it is a vast field of conversion. There are many aspects in the design, implementation, simulation, and economy of the inverters' components for said purpose.

Two types of inverters are Current Source Inverters (CSI) and Voltage Source Inverters (VSI) [1]. VSI being the widely used inverter classified into a 2-level inverter and Multilevel inverter MLI [2]. MLIs are mostly the same as 2-level inverters, but the difference is these can handle a vast amount of powers. They are the ones mostly used many applications, mostly in renewable energy technologies [3-5], high voltage DC (HVDC) [6,7], motors and drives [8,9], active-power filters [10], Electric vehicles (EV) [6,7], microgrids [11], distributive static compensators (DSTATCOM) [12] and flexible AC transmission devices (FACTS) [13,14].

These are the combination of more inverters half (one leg) or full (2 legs); hence, these numbers are called inverter levels. Each level involves no. of semiconductor devices also called switches like IGBT, MOSFET, FET etc. These devices' primary function is switching on and off, making a path for current or vice versa. Figure 1.1 shows different outputs of using variable no. of switches being used in a circuit.




Figure 1.1 Examples of (a) 2-level inverter (b) 3-level inverter (c) n-level inverter

1.2 Problem statement

There is a concern about proper energy utilization in this modern era of technology, which means getting more out of some. Since we know all the electrical equipment have an area of losses, which is a constant issue to be used as research work. Not to increase the energy loss but to save energy and make the system efficient by utilizing most of the energy in the bunch of electrical equipment. Inverters also deal with handling power since MLI has the upper hand on a typical inverter to handle a considerable power within its system. So the concern of this project is similar in that It is to minimize the level of 'Total Harmonic Distortion (THD)' of AC signal output while designing the MLI using the Nearest level Control Modulation(NLC) technique. The concern of this project is to design, simulate and discuss the performance of the circuit topology of 7, 9 and 11-level Cascaded H-Bridge MLI using level shift Pulse width modulation's types are Pulse Disposition (PD), Pulse Opposition Disposition(POD), and Alternative Pulse Opposition disposition (APOD), also to

simulate the same circuit with Nearest level control modulation technique(NLC). It then analyzes and discusses their performance in regards to the voltage %THD profile of the output. Further, to analyze any way to create a better version of NLC that can provide a better %THD profile.

1.3 Objectives

- i. To design and simulate a 7,9, and 11-level CHB-MLI using PD-PWM, POD-PWM, APOD-PWM. Also, to design and simulate the same topology of 7,9 and 11-level CHB-MLI circuit using NLC modulation technique.
- ii. To analyze and discuss the performance of the techniques in use.
- iii. To analyze and discuss the voltage %THD profile of said MLI circuits.
- iv. To achieve the most efficient output while using the NLC technique with some modification.

1.4 Scope of research

This project's work is based on design, simulation, analysis, and discussion of different MLI versions using conventional PD-PWM, POD-PWM and APOD-PWM techniques, along with that NLC modulation techniques are also used. The model would be using 7, 9 and 11-level cascaded H-bridge type MLI for this project. Three, four and five symmetrical DC voltage sources of 100V for 7, 9 and 11 levels MLIs respectively are used as a fundamental input for the cascaded blocks. Hence each module contributes 100V and for 7-level, 9-level and 11-level MLI the voltage is set to 300V, 400V, and 500V. Switching frequency is set to 1kHz. The modulation index is set to 1 for PWM.

REFERENCES

- [1] Van Hertem, D. and M. Ghandhari, Multi-terminal VSC HVDC for the European supergrid: Obstacles. *Renewable and sustainable energy reviews*, 2010. 14(9): p. 3156-3163.
- [2] Colak, I., E. Kabalci, and R. Bayindir, Review of multilevel voltage source inverter topologies and control schemes. *Energy conversion and management*, 2011. 52(2): p. 1114-1128.
- [3] Cecati, C., F. Ciancetta, and P. Siano, A multilevel inverter for photovoltaic systems with fuzzy logic control. *IEEE Transactions on Industrial Electronics*, 2010. 57(12): p. 4115-4125.
- [4] Barbosa, P.G., et al., Boost current multilevel inverter and its application on single-phase grid-connected photovoltaic systems. *IEEE transactions on power electronics*, 2006. 21(4): p. 1116-1124.
- [5] Yu, X., et al., The new frontier of smart grids. *IEEE Industrial Electronics Magazine*, 2011. 5(3): p. 49-63.
- [6] Ding, H., et al., analysis of coupling effects on overhead VSC-HVDC transmission lines from AC lines with shared right of way. *IEEE Transactions on Power Delivery*, 2010. 25(4): p. 2976-2986.
- [7] Li, S., T.A. Haskew, and L. Xu, Control of HVDC light system using conventional and direct current vector control approaches. *IEEE Transactions on Power Electronics*, 2010. 25(12): p. 3106-3118.
- [8] Veenstra, M. and A. Rufer, Control of a hybrid asymmetric multilevel inverter for competitive medium-voltage industrial drives. *IEEE Transactions on industry applications*, 2005. 41(2): p. 655-664.
- [9] Akagi, H., Classification, terminology, and application of the modular multilevel cascade converter (MMCC). *IEEE Transactions on Power Electronics*, 2011. 26(11): p. 3119-3130.
- [10] Varschavsky, A., et al., Cascaded nine-level inverter for hybrid-series active power filter, using industrial controller. *IEEE Transactions on Industrial Electronics*, 2010. 57(8): p. 2761-2767.

- [11] Hamzeh, M., et al., Integrating hybrid power source into an islanded MV microgrid using CHB multilevel inverter under unbalanced and nonlinear load conditions. *IEEE Transactions on energy Conversion*, 2013. 28(3): p. 643-651.
- [12] Srikanthan, S. and M.K. Mishra, DC capacitor voltage equalization in neutral clamped inverters for DSTATCOM application. *IEEE Transactions on Industrial Electronics*, 2010. 57(8): p. 2768-2775.
- [13] Ma, T.-T., P-Q decoupled control schemes using fuzzy neural networks for the unified power flow controller. *International Journal of Electrical Power & Energy Systems*, 2007. 29(10): p. 748-758.
- [14] Liu, L., et al., Power-flow control performance analysis of a unified power-flow controller in a novel control scheme. *IEEE transactions on power delivery*, 2007. 22(3): p. 1613-1619.
- [15] Nabae, A., I. Takahashi, and H. Akagi, A new neutral-point-clamped PWM inverter. *IEEE Transactions on industry applications*, 1981(5): p. 518-523.
- [16] Meynard, TA and H. Foch. Multilevel conversion: high voltage choppers and voltage-source inverters. *IEEE*.
- [17] 1 Baker, R.H., Bannister, L.H.: 'Electric power converter', in US Patent 3 867 643,. 1975.
- [18] Babaei, E. and S.H. Hosseini, New cascaded multilevel inverter topology with minimum number of switches. *Energy Conversion and Management*, 2009. 50(11): p. 2761-2767.
- [19] Malinowski, M., et al., A survey on cascaded multilevel inverters. *IEEE Transactions on industrial electronics*, 2010. 57(7): p. 2197-2206.
- [20] Dixon, J. and L. Moran, High-level multistep inverter optimization using a minimum number of power transistors. *IEEE Transactions on Power Electronics*, 2006. 21(2): p. 330-337.
- [21] Alishah, R.S., et al., Optimal design of new cascade multilevel converter topology based on series connection of extended sub-multilevel units. *IET Power Electronics*, 2016. 9(7): p. 1341-1349.
- [22] Sadeghi, M., et al., New mixed stacked multicell converter with interesting advantages. *IET Power Electronics*, 2012. 5(8): p. 1298-1304.
- [23] Arif, M., S. Ayob, and Z. Salam, Asymmetrical Nine-Level Inverter Topology with Reduce Power Semiconductor Devices. *TELKOMNIKA*, 2018. 16(1): p. 38-45.

- [24] bin Arif, M.S., et al. Nine-level asymmetrical single phase multilevel inverter topology with low switching frequency and reduce device counts. in *Industrial Technology (ICIT), 2017 IEEE International Conference on*. 2017. IEEE.
- [25] Ebrahimi, J., E. Babaei, and G.B. Gharehpetian, A new multilevel converter topology with reduced number of power electronic components. *IEEE Transactions on industrial electronics*, 2012. 59(2): p. 655-667.
- [26] Su, G.-J., Multilevel DC-link inverter. *IEEE Transactions on Industry Applications*, 2005. 41(3): p. 848-854.
- [27] Babaei, E., S. Laali, and S. Alilu, Cascaded multilevel inverter with series connection of novel H-bridge basic units. *IEEE transactions on industrial electronics*, 2014. 61(12): p. 6664-6671.
- [28] Babaei, E., S. Laali, and Z. Bayat, A single-phase cascaded multilevel inverter based on a new basic unit with reduced number of power switches. *IEEE Transactions on industrial electronics*, 2015. 62(2): p. 922-929.
- [29] Alishah, R.S., et al., Optimal design of new cascaded switch-ladder multilevel inverter structure. *IEEE Transactions on Industrial Electronics*, 2017. 64(3): p. 2072-2080.
- [30] Wang, L., Q. Wu, and W. Tang, Novel cascaded switched-diode multilevel inverter for renewable energy integration. *IEEE Transactions on Energy Conversion*, 2017. 32(4): p. 1574-1582.
- [31] Chattopadhyay, SK and C. Chakraborty, A new asymmetric multilevel inverter topology suitable for solar PV applications with varying irradiance. *IEEE Transactions on Sustainable Energy*, 2017. 8(4): p. 1496-1506.
- [32] Jammala, V., S. Yellasiri, and AK Panda, Development of a New Hybrid Multilevel Inverter Using Modified Carrier SPWM Switching Strategy. *IEEE Transactions on Power Electronics*, 2018.
- [33] Babaei, E., A cascade multilevel converter topology with reduced number of switches. *IEEE Transactions on power electronics*, 2008. 23(6): p. 2657-2664.
- [34] Ceglia, G., et al., A new simplified multilevel inverter topology for DC–AC conversion. *IEEE transactions on power electronics*, 2006. 21(5): p. 1311-1319.
- [35] Rahim, N.A., K. Chaniago, and J. Selvaraj, Single-phase seven-level grid-connected inverter or photovoltaic system. *IEEE transactions on industrial electronics*, 2011. 58(6): p. 2435-2443.

- [36] Babaei, E., et al., Reduction of dc voltage sources and switches in asymmetrical multilevel converters using a novel topology. *Electric Power Systems Research*, 2007. 77(8): p. 1073-1085.
- [37] Laali, S., K. Abbaszadeh, and H. Lesani. A new algorithm to determine the magnitudes of dc voltage sources in asymmetric cascaded multilevel converters capable of using charge balance control methods. in *Electrical Machines and Systems (ICEMS), 2010 International Conference on*. 2010. IEEE.
- [38] Hinago, Y. and H. Koizumi, A single-phase multilevel inverter using switched series/parallel dc voltage sources. *IEEE Transactions on Industrial Electronics*, 2010. 57(8): p. 2643-2650.
- [39] Babadi, A.N., et al., Modified Multilevel Inverters with Reduced Structures Based on Packed U-Cell. *IEEE Journal of Emerging and Selected Topics in Power Electronics*, 2017.
- [40] Ounejjar, Y., K. Al-Haddad, and L.-A. Grégoire, Packed U cells multilevel converter topology: theoretical study and experimental validation. *IEEE Transactions on Industrial Electronics*, 2011. 58(4): p. 1294-1306.
- [41] Norambuena, M., et al., Reduced Multilevel Converter: A Novel Multilevel Converter With a Reduced Number of Active Switches. *IEEE Transactions on Industrial Electronics*, 2018. 65(5): p. 3636-3645.
- [42] Wang, L., Q. Wu, and W. Tang, Novel Cascaded Switched-diode Multilevel Inverter for Renewable Energy Integration. *IEEE Transactions on Energy Conversion*, 2017. 43. Agrawal, R. and S. Jain, Multilevel inverter for interfacing renewable energy sources with low/medium-and high-voltage grids. *IET Renewable Power Generation*, 2017. 11(14): p. 1822-1831.
- [43] Wang, H., et al., A New Six-Switch Five-Level Active Neutral Point Clamped Inverter for PV Applications. *IEEE Transactions on Power Electronics*, 2017. 32(9): p. 6700-6715.
- [44] Gohari, A., A. Mosallanejad, and E. Afjei. New symmetric cascaded multilevel inverter with reduced number of controlled devices and low blocked voltage by switches. in *Power Electronics, Drive Systems & Technologies Conference (PEDSTC), 2017 8th*. 2017. IEEE.
- [45] Gohari, A., A. Mosallanejad, and E. Afjei. New symmetric cascaded multilevel inverter with reduced number of controlled devices and low blocked voltage

- by switches. in Power Electronics, Drive Systems & Technologies Conference (PEDSTC), 2017 8th. 2017. IEEE.
- [46] Gautam, SP, L. Kumar, and S. Gupta, Hybrid topology of symmetrical multilevel inverter using less number of devices. IET Power Electronics, 2015. 8(11): p. 2125-2135.
- [47] Reddy, K.R., et al. An asymmetrical multilevel inverter topology with reduced source count. in Electrical, Electronics and Computer Science (SCEECS), 2016 IEEE Students' Conference on. 2016. IEEE.
- [48] 48. Najafi, E. and A.H.M. Yatim, Design and implementation of a new multilevel inverter topology. IEEE Transactions on industrial electronics, 2012. 59(11): p. 4148-4154.
- [49] Holmes, D.G. and TA Lipo, Pulse width modulation for power converters: principles and practice. Vol. 18. 2003: John Wiley & Sons.
- [50] He, J., et al., A fault-tolerant t-type multilevel inverter topology with increased overload capability and soft-switching characteristics. IEEE Transactions on Industry Applications, 2017. 53(3): p. 2826-2839.
- [51] Aly, M., E. Ahmed, and M. Shoyama, A New Single Phase Five-Level Inverter Topology for Single and Multiple Switches Fault Tolerance. IEEE Transactions on Power Electronics, 2018.
- [52] Mokhberdoran, A. and A. Ajami, Symmetric and asymmetric design and implementation of new cascaded multilevel inverter topology. IEEE transactions on power electronics, 2014. 29(12): p. 6712-6724.
- [53] Kangarlu, M.F. and E. Babaei, A generalized cascaded multilevel inverter using series connection of submultilevel inverters. IEEE transactions on power electronics, 2013. 28(2): p. 625-636.
- [54] Shojaei, A., S. Fathi, and N. Farokhnia. Power sharing improvement in cascaded multilevel inverters. in Power Electronics and Motion Control Conference (EPE/PEMC), 2010 14th International. 2010. IEEE.
- [55] Liu, J., et al. An energy sharing scheme for SC based multilevel inverter for high frequency AC power distribution system. in Power Electronics Systems and Applications (PESA), 2013 5th International Conference on. 2013. IEEE.
- [56] Su, G.-J. Multilevel DC link inverter. in Industry Applications Conference 2004. 39th IAS Annual Meeting. Conference Record of the 2004 IEEE. 2004. IEEE.

- [57] Babaei, E. and S.H. Hosseini. New multilevel converter topology with minimum number of gate driver circuits. in Power Electronics, Electrical Drives, Automation and Motion 2008. SPEEDAM 2008. International Symposium on. 2008. IEEE.
- [58] Ounejjar, Y. and K. Al-Haddad. A novel high energetic efficiency multilevel topology with reduced impact on supply network. in Industrial Electronics, 2008. IECON 2008. 34th Annual Conference of IEEE. 2008. IEEE.
- [59] Babaei, E., S. Alilu, and S. Laali, A new general topology for cascaded multilevel inverters with reduced number of components based on developed H-bridge. IEEE Transactions on Industrial Electronics, 2014. 61(8): p. 3932-3939.
- [60] Kangarlu, M.F., E. Babaei, and M. Sabahi, Cascaded cross-switched multilevel inverter in symmetric and asymmetric conditions. IET Power Electronics, 2013. 6(6): p. 1041-1050.
- [61] Choi, U.-M., F. Blaabjerg, and K.-B. Lee, Reliability improvement of a T-type three-level inverter with fault-tolerant control strategy. IEEE Transactions on Power Electronics, 2015. 30(5): p. 2660-2673.
- [62] Zhang, W., et al. A fault-tolerant T-type three-level inverter system. in Applied Power Electronics Conference and Exposition (APEC), 2014 Twenty-Ninth Annual IEEE. 2014. IEEE.
- [63] Xu, S., J. Zhang, and J. Hang, Investigation of a fault-tolerant three-level T-type inverter system. IEEE Transactions on Industry Applications, 2017.
- [64] Samadaei, E., et al., A square T-type (ST-Type) module for asymmetrical multilevel inverters. IEEE Transactions on power Electronics, 2018. 33(2): p. 987-996.
- [65] Gupta, K.K. and S. Jain, A novel multilevel inverter based on switched DC sources. IEEE Transactions on Industrial Electronics, 2014. 61(7): p. 3269-3278.
- [66] Samadaei, E., et al., An envelope type (E-Type) module: asymmetric multilevel inverters with reduced components. IEEE Transactions on Industrial Electronics, 2016. 63(11): p. 7148-7156.
- [67] Li, L., et al., Multilevel selective harmonic elimination PWM technique in series-connected voltage inverters. IEEE Transactions on Industry Applications, 2000. 36(1): p. 160-170.

- [68] Sirisukprasert, S., J.-S. Lai, and T.-H. Liu, Optimum harmonic reduction with a wide range of modulation indexes for multilevel converters. *IEEE Transactions on Industrial Electronics*, 2002. 49(4): p. 875-881.
- [69] Rodríguez, J., et al., A vector control technique for medium-voltage multilevel inverters. *IEEE Transactions on Industrial Electronics*, 2002. 49(4): p. 882-888.
- [70] Pérez, M., et al. Power distribution in hybrid multi-cell converter with nearest level modulation. in *Industrial Electronics, 2007. ISIE 2007. IEEE International Symposium on. 2007. IEEE*.
- [71] Celanovic, N. and D. Boroyevich, A fast space-vector modulation algorithm for multilevel three-phase converters. *IEEE Transactions on industry applications*, 2001. 37(2): p. 637-641.
- [72] McGrath, B.P. and D.G. Holmes, Multicarrier PWM strategies for multilevel inverters. *IEEE Transactions on industrial electronics*, 2002. 49(4): p. 858-867.
- [73] Hammond, P.W., A new approach to enhance power quality for medium voltage AC drives. *IEEE transactions on industry applications*, 1997. 33(1): p 202-208.
- [74] Tolbert, L.M. and T.G. Habetler, Novel multilevel inverter carrier-based PWM method. *IEEE Transactions on industry applications*, 1999. 35(5): p. 1098-1107.
- [75] Liang, Y. and C. Nwankpa, A new type of STATCOM based on cascading voltage-source inverters with phase-shifted unipolar SPWM. *IEEE Transactions on Industry Applications*, 1999. 35(5): p. 1118-1123.
- [76] Turnbull, F., Selected harmonic reduction in static DC—AC inverters. *IEEE Transactions on communication and Electronics*, 1964. 83(73): p. 374-378.
- [77] Holtz, J., S. Stadtfeld, and H. Wurm, NOVEL PWM TECHNIQUE MINIMIZING THE PEAK INVERTER CURRENT AT STEADY-STATE AND TRANSIENT OPERATION. *Elektrische Bahnen*, 1983. 81(2).
- [78] S. M. Ayob, Z. Salam and A. Jusoh, "Trapezoidal PWM Scheme for Cascaded Multilevel Inverter," 2006 IEEE International Power and Energy Conference, Putra Jaya, 2006, pp. 368-372, doi: 10.1109/PECON.2006.346678.
- A. R. Kumar, T. Deepa, S. Padmanaban and D. P. Kothari, "A guide to Nearest Level Modulation and Selective Harmonics Elimination modulation scheme for multilevel inverters," 2019 Innovations in Power and Advanced Computing

Technologies (i-PACT), Vellore, India, 2019, pp. 1-8, doi: 10.1109/i-PACT44901.2019.8960205.

- [79] Kumar AR, Thangavelusamy D. A modified nearest level modulation scheme for symmetric and asymmetric configurations of cascaded H-bridge inverter. The International Journal of Electrical Engineering & Education. June 2019. doi:10.1177/0020720919858844