Two Stage Integrated Class-F RF Power Amplifier

Huang Min Zhe¹, Member, IEEE, Abu Khari Bin A'ain², Member, IEEE, and Albert Victor Kordesch¹, Sr Member, IEEE

¹Silterra Malaysia Sdn. Bhd. 09000 Kulim, Kedah, Malaysia.

²Faculty of Electrical Engineering, Universiti Teknologi Malaysia, 81300 Skudai, Johor, Malaysia. Email: minzhe huang@silterra.com, abu@fke.utm.my, al_kordesch@silterra.com

Abstract- A new design of an integrated two-stage class-F power amplifier (PA) for wireless application operating in the 1.65 GHz frequency range is described. The circuit utilizes a simple method to drive the output stage with a half sinusoidal waveform that is optimal for class-F operation. The circuit was fabricated in a Silterra's standard 0.18 μ m RF CMOS technology. Measurement result shows a maximum power-added efficiency (PAE) of 42 % and a maximum gain of 19.7 dB. When operating from a 3V voltage supply, the PA delivers an output power of 18.9 dBm. This work demonstrates the feasibility of using class-F PAs for short-range and low-power applications.

I. INTRODUCTION

The rapid growing of wireless communications in recent years has generated a demand for wireless systems that are low cost, power efficient, reliable and with small form-factor. The desired characteristic can potentially be obtained through integrating the whole wireless system onto a single chip utilizing CMOS technology. However, until now most PAs have been produced exclusively in GaAs due to its superior device performance. Although, there is a growing interest in utilizing CMOS technology for PAs, there are still many limitations posed by CMOS.

The continuous downscaling of CMOS into the deep submicron regime has made possible PA designs operating at GHz frequency. However with each scaling generation, the VDD and the transistor breakdown voltage are reduced even more, limiting the voltage headroom and the power handling capability of the PA. Therefore, for a fixed output power, higher current drive is needed in the circuit. Another major drawback for PA design in CMOS has been the lossy passive devices, especially on-chip inductors. As passive components play an important role in PA design, any parasitics associated with the passive elements have an adverse impact on the performance of the PA.

In this paper, a simple and effective method of driving the class-F PA is presented. The method is not restricted to class-F PA only and can be used in other classes of PA. A design

example with measurement result is presented to show the feasibility of the method.

II. CLASS-F

The class-F boosts both efficiency and output power by using harmonic resonators in the output network to shape the drain waveforms such that the load appears to be a short for even harmonics and an open for odd harmonics [1]. Ideally (for a class-F PA), the transistor output voltage and current becomes a square wave and a truncated sinusoidal form, respectively. Fig. 1 presents the characteristic drain waveforms of class-F. When there is no overlapping between the drain voltage and drain current across the active device, there is zero power dissipation leading to a theoretical 100% drain efficiency.



Fig. 1. Ideal Drain Waveform of Class-F

The ideal class-F assumes the inclusion of an infinite number of harmonics. In practice only a finite number of harmonics can be effectively controlled. To that end, the relevance of a suitable voltage harmonic component ratio has been stressed in the literature [2]-[4]. In particular, to increase the output power, efficiency and power gain, the optimum voltage harmonic components ratio between the fundamental and third harmonic has been demonstrated to be 1/6. The most widespread circuit

108

1-4244-0797-4/07/\$20.00 (c) 2007 IEEE

used for this type of class-F PA is known as the third harmonic peaking circuit. It resonates on both the operating frequency and the third harmonic. The corresponding circuit is shown in Fig. 2. Theoretical design of the circuit is presented in [5], while the component values in the load network are derived and shown in Table I.



Fig. 2. Third Harmonic Peaking Class-F Circuit

TABLE I Class-F Power Amplifier Component Value

Component	Parameter
C ₁	1/(R _L *BW)
L ₁	$1/(\omega^2 * C_1)$
C2	0.50625*C ₁
L ₂	$1/(9\omega^2 * C_2)$
CBLOCK	8*C2

Generally, harmonics come from the nonlinear behavior of the transistor. By biasing the transistor with different conduction angle, different sets of harmonics appear at the output [6]. Since the third harmonic is critical for flattening the voltage waveform, the transistor is usually biased for more than half of the conduction angle (class-AB biasing) where the third harmonic is in opposite phase to the fundamental component.

III. BASIC OPERATION AND DESIGN IMPLEMENTATION

The circuit consists of two stages, a class-F output stage and a pre-driver stage. Most PA pre-drivers are based on inductor tuning [7]. However, this circuit is troublesome for high efficiency (reduced conduction angle) operation. Using this circuit, the amplitude of the sinusoidal has to be large, resulting in negative voltage swing at the input of the output stage. The negative voltage can potentially forward bias the drain junction diode in addition to increasing the peak voltage at the gate oxide making the breakdown voltage problem worse.

A half-sinusoidal driver would solve these problems. Fig. 3 shows the circuit configuration of the half-sinusoidal driver and its steady-state operation. The inductor L_1 constantly carries current into the circuit. The transistor M_1 acts as a switch. When

the switch is on, current will flow into M_1 causing the voltage at V_D to remain at zero. When the switch is off, the current will start to charge capacitor C_1 and thus producing a half-sinusoidal waveform.



Fig. 3. Half-Sinusoidal Driver and its Steady-State Operation

In this design, the non-linear output capacitance of the transistor M_1 , in addition to the gate capacitance of the transistor at the output stage, is high enough to be used as C_1 instead of a MIM-capacitor. The circuit is designed to have an optimum load of 50 Ω to avoid the use of an impedance transformation network which greatly degrades the efficiency of the PA.

IV. MEASUREMENT RESULTS

The circuit was fabricated in Silterra's standard 6-metal layer, 0.18µm RF CMOS technology. Fig. 4 shows a micrograph of the fabricated circuit. All major interconnections and inductors were laid out using the top metal layer to minimize the parasitic effects. The large transistors were divided into multiple cells, which have several fingers to reduce parasitic elements at the drain and gate. The Agilent E8267D PSG Vector signal generator was used to provide the RF input and the output was measured using Agilent E4440A PSA spectrum analyzer.



Fig. 4. Micrograph of the Fabricated Power Amplifier

Fig. 5 shows the output power and PAE of the class-F PA at 1.65 GHz, as a function of the supply voltage. The PAE was calculated at a constant input signal of 2 dBm with supply voltage varied between 1.2 and 3 V. The circuit was not designed to operate above 3.3 V as the transistor will suffer from gate oxide breakdown.



Fig. 5. Measured Output Power and PAE at $1.65\mathrm{GHz}$ as a function of the supply voltage

The output power increases as the supply voltage increases since it is proportional to the square of the supply voltage. The PAE follows almost the same trend as the output power since both output power and DC power consumed from the supply increase together.

Fig. 6 and Fig. 7 show the PAE, Power Gain and output power respectively as a function of the input power at 1.65 GHz. PAE of the PA reaches saturation after 2 dBm. Highest PAE recorded by this PA stands at 42%. Power gain of the PA is consistent around 19 dB before it starts to drop off at the 1-dB compression point. Operating at the highest supply voltage, the 1-dB compression point for the PA is at -5 dBm. Having a low compression point is desirable in non-linear PAs like class-F since more harmonics will appear at the output of the transistor.



Fig. 6. Measured PAE at highest supply voltage as a function of input power at 1.65 $\rm GHz$



Fig. 7. Measured output power and power gain at highest supply voltage as a function of the input power at $1.65\ {\rm GHz}$

V. CONCLUSION

A fully integrated 1.65 GHz class-F PA using a half-sinusoidal driver has been designed, fabricated and measured. The circuit can achieve output power of 18.9 dBm and PAE of 42 %.

ACKNOWLEDGMENT

The authors would like to thank the Device Modeling Group from Silterra Malaysia Sdn. Bhd. for their contributions and help. The authors are also grateful to the staff of the CEDEC lab in USM for providing assistance in measuring the PA.

References

- S. Gao, "High-Efficiency Class F RF/Microwave Power Amplifiers" IEEE Microwave Magazine, pp. 40-48, Feb 2006.
- [2] F.H. Raab, "class F power amplifiers with maximally flat waveforms,"
- IEEE Trans. Microwave Theory Tech., vol. 45, pp. 2007–2012, Nov. 1997.
 [3] F.H. Raab, "Maximum efficiency and output of class F power amplifiers,"
- *IEEE Trans. Microwave Theory Tech.*, vol. 47, pp. 1162–1166, June 2001.
 [4] F.H. Raab, "class E, class C, and class F power amplifiers based upon a
- finite number of harmonics," *IEEE Trans. Microwave Theory Tech.*, vol. 49, no. 8, pp. 1462–1468, Aug. 2001.
- [5] C. Trask, "class F amplifier loading networks: a unified design approach," in *IEEE MTT-S Int. Symp. Dig.*, Anaheim, vol. 1, pp. 351–354, June 13–19, 1999.
- [6] S.C. Cripps, *RF Power Amplifiers for Wireless Communication*, Artech House, 1999.
- [7] T.C. Kuo, B.B. Lusignan, "A 1.5W Class-F RF Power Amplifier in 0.2µm CMOS Technology," *IEEE International Solid-State Circuits Conference*, 2001.