Chia, Yee Ooi and Fujiwara, Hideo (2006) A new scan design technique based on pre-synthesis thru functions. In: Proceedings of the 15th Asian Test Symposium. IEEE Computer Society, Washington, DC, USA, pp. 163-168. ISBN 0-7695-2628-4
Full text not available from this repository.
Official URL: http://dx.doi.org/10.1109/ATS.2006.11
VLSI design has moved from bottom-up design approach to top-down design methodology with the aid of advanced Computer-Aided Design (CAD) technology. This paper introduces a new scan design technique as a design-for-test (DFT) method for sequential circuits by exploiting the information of thru functions available at high-level description of the circuit. This DFT method reduces the number of flip-flops to be converted into scan flip-flops because some existing thru functions allow the flip-flops to be controllable from primary inputs or observable at primary outputs or both. Moreover, the DFT method can be applied to both structural RT-level circuits and gate-level circuits. The paper also presents a test generation procedure for the augmented sequential circuits using a combinational ATPG tool. The experimental results show the comparison of our DFT method with conventional scan techniques in terms of hardware overhead, test generation time, fault coverage, fault efficiency and test application time.
|Item Type:||Book Section|
|Subjects:||T Technology > TK Electrical engineering. Electronics Nuclear engineering|
|Deposited By:||Ms Zalinda Shuratman|
|Deposited On:||07 Sep 2009 07:50|
|Last Modified:||07 Sep 2009 07:50|
Repository Staff Only: item control page