## TAN YI QUAN

A project report submitted in fulfilment of the requirements for the award of the degree of Master of Engineering (Electrical - Computer and Microelectronic System)

School of Electrical Engineering
Faculty of Engineering
Universiti Teknologi Malaysia

## DEDICATION

This project is dedicated to my beloved family, lecturers and friends for guidance, encouragement and inspiration throughout my journey of education.

## ACKNOWLEDGEMENT

First and foremost, I would like to express my sincere thanks and gratitude to my supervisor, Dr. Suhaila Isaak for encouragement, guidance, critics and support. She is willing to share her knowledge on this project that makes this project a success. Without her support and interest, this report would not have been the same as presented here.

Besides, I will like to take this opportunity to express my thanks to my colleague, coursemates who had helped me throughout the project. Without their information sharing and understanding, there will be no finalizing this project. I would also like to thank my manager who is caring and understanding my situation that allows me to complete this project in time. I would also like to express my gratitude to Mr. Jeffery Ong and the USM lab staff who helped in enabling the virtual machine for this project to be successful.

Next, I would like to thank my beloved family members for their unconditional support throughout the project. They are there for me to support me throughout the good and bad times. Words are certainly not enough to express my gratitude to them.


#### Abstract

A single-photon avalanche diode (SPAD) is widely used as low-intensity ionizing radiation sensor at high speed detection rate application. The SPAD function when applied reverse bias voltage higher than the breakdown voltage of the device known as Geiger-mode. SPAD operates when the detected photon carrier activates a large avalanche current flow in a short period of time due to the impact of ionization. This avalanche effect occurs when the electrons or holes accelerated to high kinetic energies through a large potential gradient. This project focuses on the design and simulation of $8 \times 1$ passively quenched Single Photon Avalanche Diode (SPAD) array applying $0.13 \mu \mathrm{~m}$ CMOS technology. In term of fabricating the device, difference shape and size will have different current, voltage and count rate performances. Mentor Graphics TCAD is used to predict the performance of suggested SPAD array prior fabrication process. A SPAD is required to have high photo detection rates, high output signal in response to photons and faster counting speed. The drive for this project is to improve the counting rate of the model at low voltage and study the effect of quenching circuit integrated with SPAD. As the increasing demand of high-speed photon sensor, this design introduces a high-speed photon detection with quenching circuit applicable for several application as such biomedical, astronomy, fluorescence decay etc. In this project, Single Photon Avalanche Diode (SPAD) simulation model is utilized into $8 \times 1$ photon counting array circuit using $0.13 \mu \mathrm{~m}$ CMOS technology, to implement parallel detection and serial output of $8 \times 1$ photon counting array in 1 GHz counting rate and to characterize $8 \times 1$ array with non-time correlated timing. The $8 \times 1$ SPAD array designed using $0.13 \mu \mathrm{~m}$ CMOS technology via Mentor Graphics TCAD tool. The design is formed by integrating a single pixel SPAD from previous research into $8 \times 1$ array circuit and will provide an operation of parallel in serial out (PISO) result. In the single pixelate design, consist of the photon avalanche diode (SPAD), a passively quenching circuit and pulse discriminator circuit (PDC). The simulated dead time result from the schematic design for the $8 \times 1$ passive quenched SPAD array is observed with the result as 1 GHz operating frequency with the transistor size length $0.13 \mu \mathrm{~m}$ and width $0.35 \mu \mathrm{~m}$. The result from physical designed layout is compared to the schematic design to ensure both designs provide the similar output.


#### Abstract

ABSTRAK

Single diode avalanche avalanche (SPAD) digunakan secare meluas sebagai sensor radiasi pengion intensiti rendah dalam aplikasi kadar pengesanan berkelajuan tinggi. SPAD berfungsi apabila diterapkan dengan voltan berkecenderungan terbalik yang lebih tinggi daripada voltan pecahan peranti, Fungsi ini dikenali sebagai Geigermode. SPAD beroperasi apabila foton yang dikesan mengaktifkan aliran arus deras yang besar dalam tempoh masa yang singkat disebabkan oleh kesan ionasi. Projek ini memberi tumpuan kepada reka bentuk dan simulasi $8 \times 1$ pelindap pasif Single Photon Avalanche Diode (SPAD) yang menggunakan teknologi $0.13 \mu \mathrm{~m}$ CMOS. Dalam segi fabrikasi peranti tersebut, perbezaan dalam bentuk dan ukuran boleh menberikan perbezaan dalam segi arus elektrik, voltan dan kadar kiraan. Penggunaan alat Mentor Graphics TCAD adalah untuk meramalkan prestasi proses fabrikasi susunan SPAD yang teleh dicadangkan. $S P A D$ diperlukan untuk ciri-ciri kadar pengesanan foto yang tinggi, tindak balas cepat terhadap isyarat keluaran foton dan pengiraan yang kelajuan tinggi. Pemacu untuk projek ini adalah untuk meningkatkan kadar pengiraan model pada voltan rendah dan mengkaji kesan litar pelindap bersepadu dengan $S P A D$. Peningkatan dalam permintaan sensor foton berkelajuan tinggi menyebabkan reka bentuk ini diperkenalkan untuk pengesanan foton berkelajuan tinggi dengan litar pelindapan kejutan yang digunakan untuk beberapa aplikasi seperti bioperubatan, astronomi, peluruhan pendarfluor dan lain-lain. Dalam projek ini, model simulasi Single Photon Avalanche Diode (SPAD) dimanfaatkan dalam jalaran $8 \times 1$ dengan menggunakan teknologi CMOS $0.13 \mu \mathrm{~m}$ untuk litar mengira foton, melaksanakan pengiraan foton dalam kadar pengiraan 1 GHz menggunakan pengesanan selari dan pengeluaran bersiri jalaran $8 \times 1$ dan menonjolkan jalaran $8 \times 1$ dengan ciri-ciri masa yang tidak berkorelasi. Reka bentuk $S P A D 8 \times 1$ akan direka menggunakan teknologi CMOS $0.13 \mu \mathrm{~m}$ melalui alat Mentor Graphics TCAD tool. Reka bentuk ini direka dengan mengintegrasikan SPAD piksel tunggal dari penyelidikan terdahulu ke litar jalaran $8 \times 1$ dan akan mengeluarkan hasil beroperasi parallel in serial out (PISO). Dalam reka bentuk piksel tunggal, terdiri daripada diod foton tunggal (SPAD), litar pasang pelindap pasif dan litar diskriminasi nadi (PDC). Keputusan Dead Time yang disimulasikan dari reka bentuk skematik dengan susunan SPAD jalaran $8 \times 1$ diperhatikan dengan hasilnya sebagai operasi 1 GHz dengan menggunakan transistor ukuran panjangan $0.13 \mu \mathrm{~m}$ and lebaran $0.35 \mu \mathrm{~m}$. Hasil daripada susun atur yang dirancang secara fizikal dibandingkan dengan reka bentuk skematik untuk memastikan kedua-dua reka bentuk memberikan hasil yang serupa.


## TABLE OF CONTENTS

TITLE
PAGE
DECLARATION ..... iii
DEDICATION ..... iv
ACKNOWLEDGEMENT ..... v
ABSTRACT ..... vi
ABSTRAK ..... vii
TABLE OF CONTENTS ..... viii
LIST OF TABLES ..... xi
LIST OF FIGURES ..... xii
LIST OF ABBREVIATIONS ..... xv
LIST OF SYMBOLS ..... xvi
LIST OF APPENDICES ..... xvii
CHAPTER 1 INTRODUCTION ..... 1
1.1 Introduction ..... 1
1.2 Problem Statements ..... 2
1.3 Objectives ..... 2
1.4 Scope of Work ..... 3
1.5 Project Chapter Outlines ..... 3
CHAPTER 2 LITERATURE REVIEW ..... 5
2.1 Introduction ..... 5
2.2 Single Photon Avalanche Diode (SPAD) operation ..... 5
2.2.1 Geiger Mode ..... 6
2.3 SPAD Model ..... 7
2.3.1 Traditional Passive Quenching SPAD Model ..... 8
2.3.2 Transistor Triggering SPAD Model ..... 8
2.4 Quenching Circuit ..... 9
2.4.1 Passive Quenching Circuit ..... 10
2.4.2 Active Quenching Circuit ..... 11
2.5 Dead Time, Quenching Time and Recovery Time ..... 12
2.6 Shift Register ..... 13
2.6.1 Serial-In Parallel-Out (SIPO) ..... 14
2.6.2 Serial-In Serial-Out (SISO) ..... 14
2.6.3 Parallel-In Serial-Out (PISO) ..... 15
2.6.4 Parallel-In Parallel-Out (PIPO) ..... 16
CHAPTER 3 RESEARCH METHODOLOGY ..... 17
3.1 Introduction ..... 17
3.2 Single Pixel Passively Quench SPAD Circuit ..... 18
3.2.1 SPAD Circuit ..... 18
3.3 Quenching Circuit ..... 19
3.4 Pulse Discriminator Circuit (PDC) ..... 21
3.5 4-bit Asynchronous Counter ..... 22
3.5.1 Negative Edge Triggered D Flip-Flop ..... 23
3.5.2 NAND Gate ..... 24
3.5.3 Inverter ..... 24
3.6 Parallel in Serial Out (PISO) ..... 25
3.7 Layout from Schematic ..... 26
CHAPTER 4 RESULT AND DISCUSSION ..... 27
4.1 Introduction ..... 27
4.2 Single Pixel SPAD model ..... 27
4.2.1 Current Mirror ..... 28
4.2.2 Pulse Discriminator Circuit (PDC) ..... 32
4.2.3 Quenching Circuit Integrate with Transistor Triggering SPAD ..... 35
4.2.4 4-bit Asynchronous Counter ..... 39
4.3 Full Single SPAD Circuit Design ..... 41
4.4 4-bit Parallel-In Serial-Out (PISO) ..... 43
4.5 Full $8 \times 1$ Array SPAD Circuitry ..... 45
CHAPTER 5 CONCLUSION ..... 51
5.1 Conclusion ..... 51
5.2 Future Work ..... 51
REFERENCES ..... 53
Appendices A - D ..... 56-65

## LIST OF TABLES

TABLE NO. TITLE ..... PAGE
Table 4.1 Simulation Parameter for Current Mirror ..... 30
Table 4.2 Parameter Specification for SPAD Pixel Circuit ..... 36
Table 4.3 The specification of SPAD Quenching Circuit ..... 36

## LIST OF FIGURES

FIGURE NO.TITLEPAGE
Figure 2.1 Photodiode Operation [8] ..... 6
Figure 2.2 I-V Curve of Photodiode [11] ..... 7
Figure 2.3 Passive Quenching SPAD Model [13] ..... 8
Figure 2.4 Transistor Triggering SPAD Model [2] ..... 9
Figure 2.5 Passive Quenching Circuit with Quenching Resistor R L [15] ..... 11
Figure 2.6 Timing Response Waveform for Current and Voltage on Passive Quenching [16] ..... 11
Figure 2.7 Active Quenching Circuit [17] ..... 12
Figure 2.8 Active Quenching versus Passive Quenching [18] ..... 12
Figure 2.9 Quenching and Recovery Time [20] ..... 13
Figure 2.10 Serial-In Parallel-Out Shift Register [22] ..... 14
Figure 2.11 Serial-In Serial-Out Shift Register [21] ..... 15
Figure 2.12 Parallel-In Serial-Out Shift Register [24] ..... 15
Figure 2.13 Parallel-In Parallel-Out Shift Register [25] ..... 16
Figure 3.1 Flow chart of this project ..... 17
Figure 3.2 Block diagram of the SPAD model [26] ..... 18
Figure 3.3 Transistor Triggering SPAD Model [26] ..... 19
Figure 3.4 Quenching Circuit implementing Current Mirror ..... 20
Figure 3.5 Schematic Structure of Pulse Discriminator Circuit (PDC) [27] ..... 22
Figure 3.6 Timing Waveform of Pulse Discriminator Circuit (PDC) [27] ..... 22
Figure 3.7 Schematic Structure of 4-bit Asynchronous Counter ..... 23
Figure 3.8 A Schematic of Negative Edge Triggered D Flip-Flop ..... 23
Figure 3.9 Transistor Logic of (a) 3-input NAND and (b) 2-input NAND ..... 24
Figure 3.10 Transistor Logic of Inverter ..... 25
Figure 3.11 4-bit Parallel-In Serial-Out Model [23] ..... 26
Figure 3.12 Schematic Structure of 4-bit Asynchronous Counter ..... 26
Figure 4.1 Single Pixel SPAD Model ..... 28
Figure 4.2 (a) The Schematic of Current Mirror (b) The Layout of Current Mirror ..... 29
Figure 4.3 (a) DRC Verification of Current Mirror (b) LVS Verification of Current Mirror ..... 29
Figure 4.4 (a) A Current Mirror Schematic in LTSpice (b) The Simulation Logs ..... 30
Figure 4.5 Pulse Discriminator Circuit Schematic ..... 32
Figure 4.6 Pulse Discriminator Circuit Layout Design ..... 33
Figure 4.7 (a) PDC DRC Verification (b) PDC LVS Verification ..... 33
Figure $4.8 \quad$ PDC PEX Generation ..... 34
Figure 4.9 Result of Schematic and Post-Layout Verification ..... 34
Figure 4.10 Passive Quenching Circuit with Transistor Triggering SPAD ..... 35
Figure 4.11 Simulation of dead time from SPAD Circuit ..... 36
Figure 4.12 Quenching Circuit with Transistor Triggering SPAD Layout Design ..... 37
Figure 4.13 Result of Schematic and Post-Layout Verification ..... 37
Figure 4.14 Simulation of Dead Time using PMOS width $0.2 \mu \mathrm{~m}$ ..... 38
Figure 4.15 Simulation of Dead Time using PMOS width $0.5 \mu \mathrm{~m}$ ..... 38
Figure 4.16 Schematic of 4-bit Asynchronous Counter ..... 39
Figure 4.17 Simulation of 4-bit Asynchronous Counter ..... 40
Figure 4.18 4-bit Asynchronous Counter Layout Design ..... 40
Figure 4.19 Result of Schematic and Post-Layout Verification ..... 41
Figure 4.20 Schematic of Full Single Pixel SPAD ..... 42
Figure 4.21 Simulation of Full Single Pixel SPAD ..... 42
Figure 4.22 Schematic of 4-bit PISO ..... 43
Figure 4.23 Simulation of 4-bit PISO ..... 44
Figure 4.24 4-bit PISO Layout Design ..... 44
Figure 4.25 Result of Simulation and Post-Layout Verification ..... 45
Figure 4.26 Schematic Design of $8 \times 1$ Array SPAD ..... 47
Figure 4.27 Layout Design of $8 \times 1$ Array SPAD ..... 47
Figure 4.28 Simulation of Single Photon Input for $8 \times 1$ Array SPAD ..... 48
Figure 4.29 Photon Input for $8 \times 1$ Array SPAD Post-Layout Simulation ..... 48
Figure 4.30 Simulation of $8 \times 1$ Array SPAD ..... 49
Figure 4.31 Post-Layout Verification Result of $8 \times 1$ Array SPAD ..... 50

## LIST OF ABBREVIATIONS

| SPAD | - | Single Photo Avalanche Diode |
| :--- | :--- | :--- |
| CMOS | - | Complementary Metal Oxide Semiconductor |
| PISO | - | Parallel-In Serial-Out |
| PDS | - | Pulse Discriminator Circuit |
| MOSFET | - | Metal Oxide Semiconductor Field Effect Transistor |
| TCAD | - | Technology Computer-Aided Design |
| PEX | - | Parasitic Extraction |
| MCP | - | Multichannel Plates |
| PMT | - | Photomultiplier Tubes |
| ADC | - | Analogue to Digital Converter |
| DRC | - | Design Rule Check |
| LVS | - | Layout Versus Schematic |
| MSB | - | Most Significant Bit |
| LSB | - | Lowest Significant Bit |

## LIST OF SYMBOLS

| $\Omega$ | - | Resistance |
| :--- | :--- | :--- |
| V | - | Voltage |
| A | - | Current |
| W | - | Watt |
| Hz | - | Hertz |
| C | - | Capacitance |
| $\mathrm{t}_{\mathrm{d}}$ | - | Dead time |
| $\mathrm{t}_{\mathrm{q}}$ | - | Quenching time |
| $\mathrm{t}_{\mathrm{r}}$ | - | Recovery time |

## LIST OF APPENDICES

APPENDIX TITLE ..... PAGE
Appendix A Gantt Chart ..... 56
Appendix B $8 \times 1$ Array SPAD Photon Input ..... 57
Appendix C DRC verification, LVS verification and PEX generation ..... 61
Appendix D TSMC_013 Parameters ..... 65

## CHAPTER 1

## INTRODUCTION

### 1.1 Introduction

Single-photon avalanche diodes (SPADs) is known as one of the photodetectors for single-photon counting and timing applications. These photodetectors are used to detect photons in different intensity and time-dependent waveform of optical signals by counting photons in high speed detection rate [1]. These detectors are applicable for several applications as such biomedical, astronomy, fluorescence decay etc [2]. When compare SPADs to other existing photon sensing devices such as the photomultiplier tubes (PMTs) as well as the multichannel plates (MCPs) which are highly responsive to magnetic field. SPADs are much more favourable due to its characteristics of small size, able to integrate into large arrays and unaffected by the magnetic fields [1]. SPADs also have highly sensitive in detecting light at a high detecting rate in low light environment [3].

SPADs sensors are needed to detect the incoming photons at fast pace and generate accurate and readable data for the circuit to process the signal. SPADs are pn junction that operates in Geiger mode, where the operation of the diode is due to the applied reverse bias voltage to the diode is higher than the breakdown voltage [2][3]. When detect photon, generated carrier will trigger avalanche current due to the impact ionization. Although SPADs are good in term of their characteristics, incompatible to integrate into electronic and hard to fabricate single pixel into arrays are the major drawback [4]. Using Mentor Graphic TCAD tools to create a similar arrays SPADs model can determine the expected result before fabricating the device, which then can save the cost and time for fabrication.

### 1.2 Problem Statements

As stated earlier, the process taken to fabricate SPADs is quite hard [4]. To ease the understanding of the outcome of the SPADs design, Mentor Graphic TCAD tools can be used to design and simulate SPADs model and determine the result for the quenching circuit as stated in previous studies. Besides, another reason for using Mentor Graphic TCAD tools to simulate the SPADs model is because of avalanche process cannot be modelled using the SPICE tools. The SPADs model can be designed using TCAD tool and the layout can be verified together with the functionality with the schematic design using low voltage 0.13 um CMOS technology.

As a photon detector, the high-speed detection rate is needed to detect incoming photons [5]. Based on previous research [6], fast self-quenching or recovery time is needed to reduce the dead time, as dead time of the diode will affect the SPADs performance. Long dead time will hinder the SPADs execution for the counting rate. Other than that, using different types of counter will also affect the reading of the outcome. In this project high-speed adder will be implemented to improve the performance of the SPADs model.

### 1.3 Objectives

This project focus on design and simulation of $8 \times 1$ passively quenched Single Photon Avalanche Diode (SPAD) array using $0.13 \mu \mathrm{~m}$ CMOS technology. The drive for this project is to improve the counting rate of the model at low voltage and study the effect of quenching circuit integrated with SPAD. The design of this SPAD model was done using Mentor Graphics tools. The objectives of this project include as stated:
i. To utilize Single Photon Avalanche Diode (SPAD) simulation model to $8 \times 1$ photon counting array circuit using $0.13 \mu \mathrm{~m}$ CMOS technology.
ii. To implement parallel detection and serial output of $8 \times 1$ photon counting array in 1 GHz counting rate.
iii. To characterize $8 \times 1$ array with uncorrelated timing.

### 1.4 Scope of Work

The design of the $8 \times 1$ SPAD array with parallel in serial out PISO will be designed using $0.13 \mu \mathrm{~m}$ CMOS technology via Mentor Graphics TCAD tool. The design is formed by integrating a single pixel SPAD [2] from previous research into $8 \times 1$ array circuit and will provide an operation of parallel in serial out (PISO) result. In the single pixelate design, consist of the photon avalanche diode (SPAD), a passively quenching circuit and pulse discriminator circuit (PDC). A 4-bit asynchronous counter is used to accumulate the digitized signal and pass the signal to the 8 -bit parallel-in serial-out model to shift and load the signal data. The simulated dead time result from the schematic design for the $8 \times 1$ passive quenched SPAD array is observed with the result as 1 GHz operating frequency. The result from physical designed layout is compared to the schematic design to ensure both designs provide the similar output.

### 1.5 Project Chapter Outlines

There are 5 chapters to be discussed in this report. For Chapter 1, it describes on introduction of this project background, the problem statement, the objectives and project work scopes of this project.

Moving on to Chapter 2, this chapter present on the literature review on single photon avalanche diodes (SPADs). This part covered some of the shift register that includes parallel-in serial-out (PISO), parallel-in parallel-out (PIPO), serial-in serialout (SISO) and serial-in parallel-out (SIPO) implementations.

Chapter 3 discusses on the workflow of this project. Flow charts and circuits are included to give better explanation on the project. It explains the method to model and simulate the design, from a single pixel to $8 \times 1$ arrays SPAD model.

Next, Chapter 4 describes the result and the design obtained after simulating the functionality of the photon counting circuit and analysing the obtained outcome from the simulations.

Lastly in Chapter 5 where this chapter provided a conclusion on the summarized results and findings of this project. This chapter also provided the suggestions of future works that can be implement to this current project.

## REFERENCES

[1] D. Bronzi, F. Villa, S. Tisa, A. Tosi, and F. Zappa, "SPAD Figures of Merit for Photon-Counting, Photon-Timing, and Imaging Applications: A Review," IEEE Sens. J., vol. 16, no. 1, pp. 3-12, 2016.
[2] A. Dalla Mora, A. Tosi, S. Tisa, and F. Zappa, "Single-photon avalanche diode model for circuit simulations," IEEE Photonics Technol. Lett., vol. 19, no. 23, pp. 1922-1924, 2007.
[3] G.-F. Dalla, L. Pancheri, D. Stoppa, R. Henderson, and J. Richardso, "Avalanche Photodiodes in Submicron CMOS Technologies for HighSensitivity Imaging," Adv. Photodiodes, pp. 225-248, 2011.
[4] Z. Xiao, D. Pantic, and R. S. Popovic, "A new single photon avalanche diode in CMOS high-voltage technology," TRANSDUCERS EUROSENSORS '074th Int. Conf. Solid-State Sensors, Actuators Microsystems, no. June, pp. 13651368, 2007.
[5] W. H. P. Pernice, C. Schuck, O. Minaeva, and A. V Sergienko, "High Speed and High Efficiency Travelling Wave Single-Photon Detectors Embedded in Nanophotonic Circuits," no. 1, August, pp. 1-10, 2011.
[6] V. Savuskan, M. Javitt, G. Visokolov, I. Brouk, and Y. Nemirovsky, "Selecting single photon avalanche diode (SPAD) passive-quenching resistance: An approach," IEEE Sens. J., vol. 13, no. 6, pp. 2322-2328, 2013.
[7] A. Berkovich and P. Abshire, "A low-light SPAD vision array," Proc. - IEEE Int. Symp. Circuits Syst., pp. 1861-1864, 2014.
[8] F. Zappa, S. Tisa, A. Tosi, and S. Cova, "Principles and features of singlephoton avalanche diode arrays," Sensors Actuators, A Phys., vol. 140, no. 1, pp. 103-112, 2007.
[9] D. Renker, "Geiger-mode avalanche photodiodes, history, properties and problems," Nucl. Instruments Methods Phys. Res. Sect. A Accel. Spectrometers, Detect. Assoc. Equip., vol. 567, no. 1 SPEC. ISS., pp. 48-56, 2006.
[10] Z. Sadygova et al., "Model of single-electron performance of micro-pixel avalanche photo-diodes," Arxiv, pp. 1-15, 2016.
[11] W. H. W. Hasan, S. Isaak, and C. W. E-Lin, "The Design and Characterization
of Breakdown Mechanism on P + / N-Well Single Photon Avalanche Diode ( SPAD )," vol. 13, no. 1, pp. 12-23, 2015.
[12] Z. Cheng, X. Zheng, D. Palubiak, M. J. Deen, and H. Peng, "A Comprehensive and Accurate Analytical SPAD Model for Circuit Simulation," IEEE Trans. Electron Devices, vol. 63, no. 5, pp. 1940-1948, 2016.
[13] M. M. Hayat, M. A. Itzler, D. A. Ramirez, and G. J. Rees, "Model for passive quenching of SPADs," Quantum Sens. Nanophotonic Devices VII, vol. 7608, no. August 2014, p. 76082B, 2010.
[14] A. Lacaita, S. Cova, C. Samori, and M. Ghioni, "Performance optimization of active quenching circuits for picosecond timing with single photon avalanche diodes," Rev. Sci. Instrum., vol. 66, no. 8, pp. 4289-4295, 1995.
[15] J. Barral, "Study of Silicon Photomultipliers," no. July, pp. 1-76, 2001.
[16] A. Gallivanoni, I. Rech, and M. Ghioni, "Progress in quenching circuits for single photon avalanche diodes," IEEE Trans. Nucl. Sci., vol. 57, no. 6 PART 2, pp. 3815-3826, 2010.
[17] M. Stipčević, "Active quenching circuit for single-photon detection with Geiger mode avalanche photodiodes," Appl. Opt., vol. 48, no. 9, pp. 1705-1714, 2009.
[18] H. Finkelstein, M. J. Hsu, S. Zlatanovic, and S. Esener, "Performance trade-offs in single-photon avalanche diode miniaturization," Rev. Sci. Instrum., vol. 78, no. 10, p. 103,2007.
[19] L. Neri et al., "Dead Time of Single Photon Avalanche Diodes," Nucl. Phys. B - Proc. Suppl., vol. 215, no. 1, pp. 291-293, 2011.
[20] E. Charbon, N. J. Gunther, D. L. Boiko, and G. B. Beretta, "Design rules for quantum imaging devices: experimental progress using CMOS single-photon detectors," Quantum Commun. Quantum Imaging IV, vol. 6305, no. 63050, pp. 6305-6323, 2006.
[21] S. E. Razavi, J. Royaei, and M. Bahadorzadeh, "Design a Low Current and High Speed Shift Register Based on D Type Flip Flop," vol. 6, pp. 72-75, 2015.
[22] M. A. S. Bhuiyan, A. Mahmoudbeik, T. I. Badal, M. Ibne Reaz, and L. F. Rahman, "Low Power D Flip-Flop Serial In/Parallel Out Based Shift Register," pp. 14-16, 2016.
[23] R. Mohan, V. Dubey, and A. Pandey, "Design and analysis of self clocked flipflop based shift registers using 90 nm CMOS technology," vol. 3, no. 3, pp. 2397-2400, 2015.
[24] P. Ghose, M. N. Rahman, M. M. Alam Polash, and U. K. Acharjee, "Design of Reversible Shift Registers Minimizing Number of Gates, Constant Inputs and Garbage Outputs," 2018 Int. Conf. Adv. Comput. Commun. Informatics, ICACCI 2018, pp. 752-758, 2018.
[25] M. T. I. Badal, M. B. I. Reaz, Z. Jalil, and M. A. S. Bhuiyan, "Low power highefficiency shift register using implicit pulse-triggered flip-flop in 130 nm CMOS process for a cryptographic RFID tag," Electron., vol. 5, no. 4, pp. 92, 2016.
[26] S. Isaak and S. N. B. Bahador, "A Linear Array passively quenched Single Photon Avalanche Diode," 2015 IEEE Student Conf. Res. Dev. SCOReD 2015, pp. 441-446, 2015.
[27] L. Liu et al., "A $100 \mathrm{Mbps}, 4.1 \mathrm{pJ} /$ bit threshold detection-based impulse radio UWB transceiver in 90 nm CMOS," IEICE Trans. Electron., vol. E92-C, no. 6, pp. 769-776, 2009.

