DESIGN OF A LAN INTERFACING MODULE FOR A SOFTCORE PROCESSOR – AMIR CPU

LIM HUI TENG

A project report submitted in partial fulfilment of the requirements for the award of the degree of Master of Engineering (Computer and Microelectronic Systems)

> School of Electrical Engineering Faculty of Engineering Universiti Teknologi Malaysia

> > JULY 2020

DEDICATION

This project report is dedicated to my supervisor, who lead me along the way of completing this project report. Fruitful of knowledge and experience in his expertise has been shared to me which has been helping me a lot during the completion of hardware implementation, programming and paper work. It is also dedicated to my family, who encouraged me when I was upset with the undesired project result. A lot of moral values has shared by them which has motivated me to never give up on the way of getting the best output. Lastly, this project report is dedicated to my course mates, who always shared with me useful resources and knowledge that has broaden my mindset along the project on-going.

ACKNOWLEDGEMENT

In the name of The God, Most Gracious and Most Merciful. I would like to precise my utmost gratefulness to The God the Almighty, for His help and support during the course of life and the moment of truth. All praises to The God for the strengths and His blessing that He gave to me from the starting till completing this Final Year Project I report.

Besides, the warmest gratitude and special thanks to my supervisor, Assoc. Prof. Dr Muhammad Nasir Bin Ibrahim for his great supervision and constant support throughout the whole semester. There are more than enough of constructive advices, comments and suggestions that he has given in leading me to complete this report successfully. His guides and training with his advance knowledge in addition a lot of information regarding this project that he has shared are meaningful and precious treasure to me. By having his contributions, the Final Year Project II report can be completed within the time frame.

Apart from this, a big thanks and gratefulness to my family members for providing the moral supports to me throughout the project timeline. I have always been encouraged by them whenever I felt upset on the result turned out not as expected. Although there were many obstacles during the design and evaluation process or even failed to obtain a proper project output, my family is still always be there to support me to continue my research. A quote from them, "even you are failed at this moment, but not mean that you are always failed in your life".

Lastly, a thankful gratitude to Final Year Project II committees, panels and other supervisors for giving us their truthful comments during the seminar presentation. Thanks for giving an honest feedback when they found out my project result is not meeting the expectation output.

ABSTRACT

An AMIR CPU is a novel 32-bit softcore processor developed from the improvement of the weakness of existing Intel x86 and ARM architectures which has its own local I/O memory and easier ISA (Instruction Set Architecture) compared to RISC (Reduced Instruction Set Computer) and CISC (Complex Instruction Set Computer). The motivation of this project is to design a LAN interfacing module which is compatible with the features having by the softcore AMIR CPU. This is because the new AMIR CPU is not supported by HDL coding style but need to use its instruction set architecture to generate the machine code before can be implemented onto the FPGA. Besides this, this project is to study the capability of AMIR CPU to support the functionality of Ethernet communication as for now the development of this softcore processor is still in progress. However due to the reason of using a readyto-use Ethernet LAN controller, it is found out that the relative researches or resources are less whereby most of the research is based on C-based microcontroller that comes along with the ready-to-use Ethernet library. Therefore, the objectives this project are: (1) To build a SPI module on DE0 FPGA board in order to build up the same communication interface with the ENC28J60

(2) To send an Ethernet packet from DE0 to PC through the Ethernet communication with data transmission rate of 10MB/s using HDL coding style

(3) To process the input data and send to PC through Ethernet by using AMIR instruction set architecture after the first two objectives are achieved.

The scopes of the project are discussed in the section later. The project is aimed for contributing to develop the new feature (LAN) that able to work along with the new processor – AMIR CPU and to study the methodology of establishing LAN that is different from the existing research.

ABSTRAK

CPU AMIR adalah pemproses softcore 32-bit baru yang dibangunkan dari peningkatan kelemahan seni bina Intel x86 dan ARM yang ada yang mempunyai memori I / O tempatan sendiri dan ISA yang lebih mudah (Instruction Set Architecture) berbanding dengan RISC (Reduced Instruction Set Computer)) dan CISC (Komputer Set Instruksi Kompleks). Motivasi projek ini adalah untuk merancang modul antara muka LAN yang sesuai dengan ciri-ciri yang dimiliki oleh CPU AMIR softcore. Ini kerana CPU AMIR baru tidak disokong oleh gaya pengkodan HDL tetapi perlu menggunakan arsitektur set instruksinya untuk menghasilkan kod mesin sebelum dapat diterapkan ke FPGA. Selain itu, projek ini adalah untuk saat ini pengembangan pemproses softcore ini masih berjalan. Namun kerana alasan menggunakan pengawal LAN Ethernet yang siap digunakan, didapati bahawa penyelidikan atau sumber daya relatif kurang di mana sebahagian besar penyelidikan berdasarkan mikrokontroler berasaskan C yang disertakan bersama dengan siap sedia gunakan perpustakaan Ethernet. Oleh itu, objektif projek ini adalah:

(1) Untuk membina modul SPI pada papan DEP FPGA untuk membina antara muka komunikasi yang sama dengan ENC28J60

(2) Untuk mengirim paket Ethernet dari DE0 ke PC melalui komunikasi Ethernet dengan kecepatan pengiriman data 10MB / s menggunakan gaya pengkodan HDL

(3) Untuk memproses data input dan mengirim ke PC melalui Ethernet dengan menggunakan arsitektur set instruksi AMIR setelah dua tujuan pertama tercapai. Skop projek dibincangkan di bahagian kemudian. Projek ini bertujuan untuk menyumbang untuk mengembangkan fitur baru (LAN) yang dapat bekerja bersama dengan pemproses baru - CPU AMIR dan mempelajari metodologi penubuhan LAN yang berbeza dengan penyelidikan yang ada.

TABLE OF CONTENTS

TITLE

DECLARATION		iii
DED	ICATION	iv
ACK	NOWLEDGEMENT	v
ABST	ГКАСТ	vi
ABST	ſRAK	vii
TAB	LE OF CONTENTS	viii
LIST OF TABLES		xi
LIST OF FIGURES		xii
LIST	OF ABBREVIATIONS	xiv
LIST	OF SYMBOLS	xvi
LIST	OF APPENDICES	xvii
CHAPTER 1	INTRODUCTION	1
1.1	Introduction to Ethernet	1
1.2	Introduction to AMIR CPU	2
1.3	Problem Statement	2
1.4	Research Goal	3
	1.4.1 Research Objectives	3
1.5	Project Scopes	4
1.6	Summary	4
CHAPTER 2	LITERATURE REVIEW	5
2.1	Introduction	5
2.2	Type of Communication Network	5

2.2.1Local Area Network (LAN)52.2.2Metropolitan Area Network (MAN)72.2.3Wide Area Network (WAN)82.2.4Summary10

2.3	Type of Soft-Core Processors		10
	2.3.1	Nios II from Intel FPGA	11
	2.3.2	PicoBlaze and MicroBlaze from Xilinx	11
	2.3.3	LEON Processors	11
	2.3.4	OpenRISC Processor	12
	2.3.5	AMIR CPU	12
	2.3.6	Summary	14
2.4	Relate	ated Work	
	2.4.1	Ethernet PC-FPGA Communication Over Gigabit Ethernet (Alachiotis, Berger, & Stamatakis, 2010)	15
		2.4.1.1 Research Gap	17
	2.4.2	Implementation of Tcp/Ip Ethernet Webservices Based on ARM7 (Manasa & Swapnarani, 2013)	17
		2.4.2.1 Research Gap	19
	2.4.3	FPGA Implementation of Real-Time Ethernet Communication Using RMII Interface (Khalilzad, Yekeh, Asplund, & Pordel, 2011)	19
		2.4.3.1 Research Gap	21
	2.4.4	Ethernet Communication Interface for the FPGA (Spanier & Gorenstein, n.d.)	21
		2.4.4.1 Research Gap	23
CHAPTER 3	RESE	CARCH METHODOLOGY	25
3.1	Introd	uction	25
	3.1.1	Overall Flow of Proposed System	25
3.2	Different Types of Ethernet Module that Can Be Used for The Communication between PC and FPGA		26
	3.2.1	Ethernet Module with UART Interface	26
	3.2.2	Ethernet Module with SPI Interface	27
	3.2.3	Ethernet Module with I2C Interface	28
	3.2.4	Summary of Ethernet Module Selection	29
3.3	Testin Instru	ng on Assembly Coding by Using AMIR CPU action Set Architecture (ISA)	

3.4	Building the SPI Interface on FPGA	
3.5	Initialization of ENC28J60 Ethernet Controller	
3.6	Building the Ethernet Packet	
3.7	Interfacing between AMIR CPU and DE0 FPGA Board	35
3.8	Summary	36
CHAPTER 4	RESULT AND DISCUSSION	37
4.1	AMIR Assembly Testing Code to Turn On A LED	37
	4.1.1 First Output After The Assembly Code Being Assembled	37
	4.1.2 Second Output After The Assembly Code Being Assembled	38
4.2	SPI Interfacing Module - <i>spi_master.sv</i>	39
4.3	ENC28J60 Configuration Module – Initialization.sv	41
4.4	Building the Ethernet Packet for Data Sending – send_packet.sv	42
4.5	Determining the Operation to be Operated on the <i>spi_master</i> Module – <i>decoder.sv</i>	42
4.6	Conversion of Predefined Initialization Configuration and Ethernet Packet into AMIR Machine Code	
CHAPTER 5	CONCLUSION AND RECOMMENDATIONS	45
5.1	Research Outcomes	45
5.2	Future Works	45
REFERENCES		47
APPENDIX A		51

LIST OF TABLES

TABLE NO.

TITLE

PAGE

14

 Table 2.1
 Comparison among Softcore Processors

LIST OF FIGURES

FIGURE NO. TITLE	PAGE
Figure 2.1 Interconnection between Bus topology and Start topology in LAN	6
Figure 2.2 Illustration of metropolitan area network among buildings(Google, n.da)	8
Figure 2.3 Wide area network that involved devices that across larger districts	10
Figure 2.4 Instruction format of AMIR CPU	13
Figure 2.5 Block diagram of the simplified architecture of AMIR CPU	13
Figure 2.6 Top level of Packet Transmitter Unit (PTU) (Alachiotis et al., 2010)	16
Figure 2.7 Structure of proposed system (Manasa & Swapnarani, 2013)	18
Figure 2.8 The Ethernet physical layer model and the OSI model (Internetworking Technology Handbook, n.d.)	20
Figure 2.9 Protocols and networks in TCP/IP model (Khalilzad et al., 2011; Tanenbaum, 2003)	20
Figure 2.10 Connections made between different core module and its dataflow	22
Figure 3.1 Block diagram of the designed access control system	26
Figure 3.2 UART TTL to Ethernet Converter ("UART TTL to Ethernet Converter," n.d.)	27
Figure 3.3 ENC28J60 Ethernet Module ("ENC28J60 Ethernet Module LAN Network (end 6_2_2022 12_00 AM)," n.d.)	28
Figure 3.4 MOD5282 Ethernet Core Module (100 Version with RJ-45) (NetBurner, 2014)	29
Figure 3.5 Timing diagram of the output being sampled based on SPI mode 0(Wikipedia, n.d.)	30
Figure 3.6 Timing diagram of receiving data packet(Microchip, 2006)	31
Figure 3.7 Timing diagram of sending data packet	31
Figure 3.8 Instruction set of ENC28J60 whereby <i>a</i> = register address, d = data payload	32

Figure 3.9 Ethernet packet format(Man, Committee, & Computer, 2018)	33
Figure 3.10 Data frame format of ARP protocol	34
Figure 3.11 Second layer of Ethernet packet - IP protocol	34
Figure 3.12 ICMP data packet format	35
Figure 3.13 UDP data packet format	35
Figure 4.1 Assembly code to turn on LED	37
Figure 4.2 Separation of assembly code into columns for easy understanding with newly assigned address	38
Figure 4.3 Machine code generated from the assembly code	39
Figure 4.4 Block symbol of SPI interfacing module	39
Figure 4.5 Timing diagram of the <i>spi_master</i> module	40
Figure 4.6 Block symbol of Initialization module	41
Figure 4.7 Timing diagram of the interaction between Initialization and <i>spi_master</i> module	41
Figure 4.8 Block symbol of sending Ethernet packet module	42
Figure 4.9 Block symbol of <i>decoder</i> to select between sending packet or initializing controller	42

LIST OF ABBREVIATIONS

FYP	-	Final Year Project
I/O	-	Input/Output
ISA	-	Instruction Set Architecture
RISC	-	Reduced Instruction Set Computer
CISC	-	Complex Instruction Set Computer
FPGA	-	Field Programmable Gate Arrays
LAN	-	Local Area Network
RMII	-	Reduced Media-Independent Interface
PC	-	Personal Computer
IoT	-	Internet of Things
ID	-	Identification
LAN	-	Local Area Network
MAN	-	Metropolitan Area Network
WAN	-	Wide Area Network
LE	-	Logic Element
FPU	-	Floating Point Unit
ASIC	-	Application-Specific Integrated Circuit
ТСР	-	Transmission Control Protocol
IP	-	Internet Protocol
SPI	-	Serial Peripheral Interface
IEEE	-	Institute of Electrical and Electronics Engineers
LED	-	Light Emitting Diode
TX	-	Transmit
RX	-	Receive
UART	-	Universal Asynchronous Receiver-Transmitter
TTL	-	Transistor-Transistor Logic
MOSI	-	Master Data Out, Slave Data Input
MISO	-	Master Data In, Slave Data Out
NSS	-	Slaved Enabled Signal
CS	-	Chip Select

I2C	-	Inter-Integrated Circuit
JTAG	-	Joint Test Action Group
LCD	-	Liquid Crystal Display

LIST OF SYMBOLS

TITLE

LIST OF APPENDICES

Appendix A Gantt Chart

APPENDIX

PAGE

51

CHAPTER 1

INTRODUCTION

1.1 Introduction to Ethernet

Ethernet can be defined as a subset of the Local Area Network whereby it allows the interconnection between multiple devices by communicating in a same protocol. Furthermore, an Ethernet also able to provide the description on the method of a network device can transmit the required data and in which format or protocol so that the receiver device is able to recognize the Ethernet packet or segment sent out by transmitter.

Apart from this, Ethernet is still a popular technology used for network construction because of its cheap instalment price compared to the available technologies. Besides this, the Ethernet development is kept on improving in which the 10Mbps of throughput in early year has folded its performance throughout the years. It can now support 100Mbps or even the latest version is able to operate at a throughput of up to 400Gbps.

The advantages of using Ethernet is make sure the intended speed achievement is fulfilled while maintain a reliable data transferring quality. Moreover, low cost of installation compared to other emerging technology. On the other hand, because the Ethernet communication is depending on the RJ245 connectors whereby when there are many devices are involved in the particular network, it may be an issue for debugging and troubleshooting the root cause of the malfunction.

1.2 Introduction to AMIR CPU

AMIR CPU is a novel 32-bit softcore processor developed from the improvement of the weakness of existing Intel x86 and ARM architectures which has its own local I/O memory and easier ISA compared to RISC and CISC. The processor is established in schematic which requires little learning curve period among a wide range of users even for an occasional user.

There are always some brainstormed ideas and motivations that leading to the establishment of a new processor architecture starting with a softcore implementation. The reason of selecting 32-bit as the data size of processor is due to its wide range coverage in the applications of embedded systems, for example IoT-based embedded application and broadband equipment. Apart from this, the AMIR CPU is designed for education purpose at its first intention. In order to learn and understand a processor architecture well, ISA and assembly language both are the important elements. Therefore, AMIR CPU is created with a simpler ISA that making the learning of assembly language easier throughout the process of understanding the architecture.

Reconfigurability is one of the key features introduced by AMIR CPU. It allows additional functionality to be added easily into the design for softcore CPU according to different requirement at different stage. As an instance, LAN module is a new functionality and component that can be added into the design as LAN is an useful component on achieving fast transmission between devices. Moreover, with the reconfigurability feature of FPGA, it allows the user to integrate any newly designed softcore processor.

1.3 Problem Statement

The new AMIR CPU is not supported by HDL coding style as for now but need to use its own instruction set architecture to generate the machine code before can be integrated onto the FPGA for further use. Besides this, the capability of AMIR CPU to support the functionality of Ethernet communication is not yet explored before thus there are less resources can support on designing the LAN module directly using AMIR instruction set. Furthermore, due to the reason of using a ready-to-use Ethernet LAN controller, it is found out that the relative researches or resources are less whereby most of the research is based on C-based microcontroller that comes along with the ready-to-use Ethernet library. There were few researches discussing on interfacing the FPGA to the SPI-based Ethernet controller even in using HDL coding style.

1.4 Research Goal

The goal of this research is to develop a SPI interface that is compatible with the Ethernet LAN controller used in this project as DE0 FPGA board is not supporting the SPI interface. Moreover, the research is to explore the methodology on sending Ethernet packet with info encapsulated inside towards another device from DE0 board. Research goal is to design the module based on the AMIR CPU instruction set architecture with a prior prerequisite whereby the Ethernet communication can work properly when using HDL coding style.

1.4.1 Research Objectives

The objectives of the research are:

- (a) To build a SPI module on DE0 FPGA board in order to build up the same communication interface with the ENC28J60
- (b) To send an Ethernet packet from DE0 to PC through the Ethernet communication with data transmission rate of 10MB/s using HDL coding style
- (c) To process the input data and send to PC through Ethernet by using AMIR.

1.5 Project Scopes

The proposed system will be built on a DE0 FPGA board with interfacing to a standalone Ethernet LAN controller, ENC28J60 that can only support up to 25MHz of clock rate. Besides that, this project will cover the SPI interfacing since the DE0 board is not equipped with ready-to-use SPI pins. Furthermore, the RJ245 connector used is Cat5e type which can support up to 1000 MB/s of data transmission rate, however in this project, is only aimed for supporting 10MB/s due to the slow operating system. Moreover, although this project is designed in full-duplex mode of Ethernet communication, but it is only expected to send out an Ethernet packet from FPGA to PC because UDP protocol is used which is no handshake or acknowledgement is expected.

1.6 Summary

This chapter has introduced some basic background regarding the type of networks and the newly developed CPU. In this chapter, it also includes the problem statement, research goal, research objectives and project scope that would like to be focused throughout the research. Lastly, in this report will consist of five main chapters, which are Chapter 1 Introduction, Chapter 2 Literature Review which will exploring the key components in this project and related works, Chapter 3 Research Methodology which will discuss the steps for making the proposed system to be functioned, Chapter 4 Result and Discussion that discussing the system result throughout the project and lastly Chapter 5 Conclusion and Future Work which will conclude the work has done in the current project and the recommendations for the system improvement in future.

REFERENCES

- Ahlawat, A. (n.d.). Types of Communication Networks. Retrieved October 12, 2019, from Studytonight website: https://www.studytonight.com/computernetworks/types-of-networks
- Alachiotis, N., Berger, S. A., & Stamatakis, A. (2010). EFFICIENT PC-FPGA COMMUNICATION OVER GIGABIT ETHERNET. 2010 10th IEEE International Conference on Computer and Information Technology (CIT 2010), (Cit), 1727–1734. https://doi.org/10.1109/CIT.2010.302
- ENC28J60 Ethernet Module LAN Network (end 6_2_2022 12_00 AM). (n.d.). Retrieved December 18, 2019, from https://www.lelong.com.my/enc28j60ethernet-module-lan-network-schematic-arduino-shopin-F1661058-2007-01-Sale-I.htm
- Google. (n.d.-a). Metropolitan Area Network or MAN _ advantages and Disadvantages of MAN. Retrieved November 13, 2019, from GENERALNOTE website: http://generalnote.com/Computer-Network/Types-of-Computer-Networks/Metropolitan-Area-Network.php
- Google. (n.d.-b). Wide Area Network or WAN _ Advantages and Disadvantages of WAN. Retrieved November 15, 2019, from GENERALNOTE website: http://generalnote.com/Computer-Network/Types-of-Computer-Networks/Wide-Area-Network.php
- Ibrahim, M N, Idroas, M., Azhari, J. K. N., & Eline, A. B. E. B. L. (2019). A Two -Pass Assembler for the AMIR CPU Microprocessor. (3), 498–500.
- Ibrahim, Muhammad Nasir, Azhari, N., & Baharum, A. (2017). *AMIR-1 32-BIT MICROCONTROLLER INSTRUCTION SET ARCHITECTURE*. 1–47.
- Ibrahim, Muhammad Nasir, Idroas, M., Mohar Muhammad, M., Azhari, N., Baharum, A., Khairudin, U., ... Muhammad, M. (2018). AMIR CPU: World's First and only 32-bit Softcore Processor in Schematic on Freeware Platform. *Journal of Physics: Conference Series*, 1090(1). https://doi.org/10.1088/1742-6596/1090/1/012003

Internetworking Technology Handbook. (n.d.). Cisco Systems. Jahejo, A. (n.d.). Metropolitan Area Network (MAN Network) Computer Network Topology. Retrieved November 12, 2019, from

https://computernetworktopology.com/metropolitan-area-network/

- Khalilzad, N. M., Yekeh, F., Asplund, L., & Pordel, M. (2011). FPGA implementation of real-time Ethernet communication using RMII interface.
 2011 IEEE 3rd International Conference on Communication Software and Networks, ICCSN 2011, (June), 35–39.
 https://doi.org/10.1109/ICCSN.2011.6013943
- LANs Local Area Networks ICT Revision. (n.d.). Retrieved November 9, 2019, from revision world website: https://revisionworld.com/gcserevision/ict/networks-internet/computer-computer-communication/lans---localarea-networks
- Local area network Wikipedia. (2020). Retrieved November 9, 2019, from Wikipedia website: https://en.wikipedia.org/wiki/Local area network
- Man, L. A. N., Committee, S., & Computer, I. (2018). *IEEE Standard for Ethernet* (Vol. 2018).
- Manasa, K., & Swapnarani, T. (2013). Implementation Of Tcp / Ip Ethernet Webservices Based On Arm7. 1(1), 20–24. Retrieved from googlescholar.com
- MicroBlaze Wikipedia. (n.d.). Retrieved October 10, 2019, from https://en.wikipedia.org/wiki/MicroBlaze
- Microchip. (2006). Enc28J60 Data Sheet. *Technology*, 1–102. Retrieved from http://ww1.microchip.com/downloads/en/devicedoc/39662a.pdf
- NetBurner. (2014). Datasheet MOD5282 Ethernet Core Module 100 Version with RJ-45 | 200 version with 10-pin header.
- Nios II Wikipedia. (n.d.). Retrieved October 10, 2019, from https://en.wikipedia.org/wiki/Nios_II
- Processors. (n.d.). Retrieved October 10, 2019, from https://www.gaisler.com/index.php/products/processors
- Spanier, M., & Gorenstein, A. (n.d.). Ethernet Communication Interface for the FPGA. Retrieved from https://people.ece.cornell.edu/land/courses/ece5760/FinalProjects/f2011/mis47_ ayg6/mis47_ayg6/#code
- Tanenbaum, A. S. (2003). *Prentice Hall : Computer Networks, Fourth Edition*. Prentice Hall.
- Tong, J. G., Anderson, I. D. L., & Khalid, M. A. S. (n.d.). Soft-Core Processors for

Embedded Systems. 170–173.

- UART TTL to Ethernet Converter. (n.d.). Retrieved December 18, 2019, from https://www.waveshare.com/uart-to-eth.htm
- Wide Area Network And its Benefits _ Teledata ICT. (2017). Retrieved November 15, 2019, from TELEDATAICT website: https://www.teledataict.com/wide-area-network-and-its-benefits/
- Wikipedia. (n.d.). Serial Peripheral Interface. Retrieved December 20, 2019, from https://en.wikipedia.org/wiki/Serial_Peripheral_Interface