# Modified asymmetrical 13-level inverter topology with reduce power semiconductor devices 

M Saad Arif ${ }^{1}$, Zeeshan Sarwer ${ }^{2}$, Shahrin Md Ayob ${ }^{3}$, Mohd Zaid ${ }^{4}$, Shahbaz Ahmad ${ }^{5}$<br>${ }^{1,2,4,5}$ Department of Electrical Engineering, Z. H. College of Engg. and Tech, Aligarh Muslim University, Aligarh, India<br>${ }^{3}$ Power Engineering Department, School of Electrical Engineering, Universiti Teknologi Malaysia, Johor, Malaysia

## Article Info

## Article history:

Received May 27, 2020
Revised Aug 3, 2020
Accepted Sept 8, 2020

## Keywords:

Asymmetrical
Multilevel inverter
Nearest level control
Power switches
Total harmonic distortion
Total standing voltage


#### Abstract

This paper introduces a modified multilevel inverter topology with asymmetrical dc sources combination. The significant features of the proposed circuit are the reduced number of switches and low total standing voltage (TSV). Proposed topology utilizes ten switches to produce 13 level output with per unit $\mathrm{TSV}_{\text {p.u }}$ of 5.33. An additional feature of the proposed topology is the inherent negative level generation as there is no requirement of an H-bridge for the polarity reversals. Nearest level control (NLC) technique is used as the modulation strategy. Performance of the proposed topology is validated through extensive analysis using Simulink and PLECS software. Detailed circuit analysis and its power loss, as well as efficiency studies, have been carried out under constant and dynamic load conditions. Results obtained shows that the proposed topology is working well, producing an output of 13-level with total harmonic distortion of $6.36 \%$ and inverter efficiency of $98.8 \%$. The topology is extended to n-level structure, and its generalized expressions for different parameters were formulated. The comparison of the generalized structure with other existing topology is carried out, and it is found that the proposed topology outperform other topologies on many parameters.


This is an open access article under the CC BY-SA license.


## Corresponding Author:

Shahrin Md Ayob,
Departement of Power Engineering, School of Electrical Engineering,
Universiti Teknologi Malaysia,
Skudai, Johor Bharu 81300, Malaysia
Email: shahrin@fke.utm.my

## 1. INTRODUCTION

The power generation from renewable energy sources has tremendously increased in the last few decades leading to the development of new power electronic-based converters. Multilevel inverters (MLI) have shown great promise in the area of solar energy generation, electric vehicles, HVDC systems and Flexible AC Transmission Systems (FACTS). MLIs utilize a proper combination of switches, diodes, and capacitors to generate a multilevel voltage waveform. The MLIs in comparison to conventional two-level inverter have reduced voltage stress across switches and lower total harmonic distortion (THD) in output voltage. Further, MLIs have high power handling capacity and efficiency with reduced EMI. Conventional MLI topologies include Flying capacitor (FC) type, Diode clamped type (DC) and cascaded Bridge-type (CHB). FC and DC type topologies utilize a large number of diodes and capacitors to get the staircase voltage waveform.

Moreover, the problem of capacitor voltage balancing remains a major issue in FC and DC type of topologies. The CHB topology is popular but independent dc source for each H-bridge is needed to increase
voltage level and decrease the THD in output voltage. Furthermore, no voltage boosting takes place in conventional topologies. All these problems lead to an increase in weight, cost, size and complexity of conventional MLIs.

In the last few years, to mitigate the problems associated with conventional MLIs, many new and modified structures of MLIs are reported in the literature [1]. The main focus of the researchers is to develop new MLI topologies with a reduced number of switching and passive elements and low voltage stress across switches. Moreover, low THD in voltage, inherent voltage boosting, and fault-tolerant operations are other desirable features present in new MLI topologies. Asymmetric MLIs have gained acceptance as it uses different values of input voltage sources to generate more voltage levels as compared to symmetric structures.

A comprehensive review of MLIs with generalized formulae for the number of switches, gate drivers, dc voltage levels and TSV is presented in [1]. A new multilevel inverter with bidirectional switches with symmetric and asymmetric configurations is proposed in [2]. Authors have also proposed generalized topologies of modular cascaded H -bridge MLIs which can generate a maximum number of voltage levels with lesser number of switches [3-5] and dc sources. New T-type and E-type asymmetric topologies of MLI is proposed in [6-7]. These topologies do not use any H-bridge for creating negative levels, and a smaller number of switching devices and dc sources are employed for generating more voltage levels as compared to conventional CHB structures. Some new topologies of MLIs are proposed to generate thirteen and fifteen levels of output voltage [8-9]. Nearest level control (NLC) technique is used to switch devices at fundamental frequency [8] to reduce the switching losses of converter. A new cascaded MLI for high voltage applications employing subunits with low voltage stress is proposed in [10]. Switched capacitor-based MLI with inherent boost capability is proposed by authors in [11-12].

The SCMLI topologies have gained acceptance in recent years as they use capacitors in place of dc sources. With proper charging and discharging of capacitors, the input voltage can be boosted up. However, current spikes through switching devices and capacitor voltage balance are the problems to be solved for SCMLI topology. Some other switched capacitor-based topologies which uses capacitors in place of dc sources are proposed in [13-14]. However, in [14], an additional H-bridge is required to inverse the polarity of the voltage. A cascaded H -bridge topology for the generation of the 13 -level output voltage is proposed in [15]. In [16], a modified three-level NPC with boost capability and a reduced number of switches is proposed to generate seven voltage levels. A hybrid MLI employing advantages of SCMLI and conventional MLI is proposed in [17]. The topology has less peak voltage stress on devices, and simple control technique is used to balance the capacitor voltage. In [18], asymmetrical MLI producing nine output levels is presented. The topology is capable of produce all positive and negative levels but utilises cascade H -bridge for polarity changing. A latest and novel packed E-cell (PEC) MLI with the inherent boosting capability, and self-voltage balance of capacitors is proposed in [19] to generate a 9-level output voltage. The topology has six unidirectional switches, one bidirectional switch, one dc source and two capacitors. However, the dc-link voltage needs to be sensed to regulate the capacitor voltage. Hence a close loop control is required.

In this paper, a new 13-level asymmetric MLI is proposed. The proposed topology is an improved circuit of structure presented in [19]. The advantages of the proposed topology are the reduced overall components and lesser value of per unit TSV as compared to other topologies. Section I will review existing MLI topologies where their merits and limitations are highlighted. In Section II, brief descriptions on the circuit mode of operations and deployed switching strategy for the proposed MLI is described. The simulation results are discussed in section III, and section IV covers the power loss analysis of the proposed structure. A comparative analysis is presented in section V followed by a brief conclusion in the end in section VI.

## 2. PROPOSED TOPOLOGY

### 2.1. Description and operation

Figure 1 shows, the basic structure of the proposed MLI consisted of eight switches, where six are unidirectional, and the two are bidirectional switches. Each unidirectional switch is made up of an IGBT with an antiparallel diode, and a bidirectional switch is composed of two unidirectional switches. The dc source present in the left part of the circuit is $\mathrm{V}_{1}$, whereas the right unit dc sources have the same magnitude equal to $\mathrm{V}_{2}$ and both are in a ratio of 3:1.

Table 1 explains the various operating states of the proposed MLI. It shows the states of all the switches in a particular output state of a complete cycle. The 'ON' and 'OFF' state of the switch is denoted by 1 and 0 respectively. The different output levels which are achievable are $0, \pm \mathrm{V} / 3, \pm 2 \mathrm{~V} / 3, \pm \mathrm{V}, \pm 4 \mathrm{~V} / 3, \pm 5 \mathrm{~V} / 3$ and $\pm 2 \mathrm{~V}$. Switches (S1, S4) and (S2, S5) operate in a complementary manner, i.e. they cannot turn on simultaneously to avoid the short circuit of the dc sources. Zero voltage can be obtained either by turning on
(S1, S2, S3) or (S4, S5, S6). First voltage level, i.e. V/3 is achieved when switch combination (S4, S5, S8) is in on state. Likewise, $2 \mathrm{~V} / 3$, the second voltage state, is obtained by (S4, S5, S7). S6 remains completely off in the positive cycle. S 2 is also in the off state in the positive voltage levels cycle except at zero voltage. However, in achieving the negative voltage levels, S2 has to remain on all the time.


Table 1. Switching state for one complete cycle

| States | $\mathrm{S}_{1}$ | $\mathbf{S}_{2}$ | $\mathbf{S}_{3}$ | $\mathrm{S}_{4}$ | $\mathbf{S}_{5}$ | $\mathrm{S}_{6}$ | $\mathbf{S}_{7}$ | $\mathrm{S}_{8}$ | $\mathrm{V}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Zero | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | V/3 |
| 戠荡 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 2V/3 |
|  | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | V |
|  | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 4V/3 |
|  | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | $5 \mathrm{~V} / 3$ |
|  | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 2 V |
| Zero | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |
|  | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | -V/3 |
|  | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | -2V/3 |
|  | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | -V |
|  | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | -4V/3 |
|  | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | -5V/3 |
|  | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | -2V |

Figure 1. Proposed 13-Level topology

The rating of switches indirectly governs the cost of the inverter. It is considered as advantageous if low rating switches can be employed in inverter design which is only possible if the voltage to be blocked by the switch is not high. Accordingly, the voltage stress on different switches needs to be calculated. The sum of the voltage stress on all the switches can be termed as Total Standing Voltage (TSV). Lesser value of TSV is an indicator of switch ratings in a topology.

The voltage stress on different switches can be evaluated as:

$$
\mathrm{V}_{\mathrm{S} 1}=\mathrm{V}_{\mathrm{S} 4}=\mathrm{V}_{1} ; \quad \mathrm{V}_{\mathrm{S} 3}=\mathrm{V}_{\mathrm{S} 6}=3 \mathrm{~V}_{2} ; \quad \mathrm{V}_{\mathrm{S} 2}=\mathrm{V}_{\mathrm{S} 5}=\left(\mathrm{V}_{1}+3 \mathrm{~V}_{2}\right) ; \quad \mathrm{V}_{\mathrm{S} 7}=\mathrm{V}_{\mathrm{S} 8}=4 \mathrm{~V}_{2}
$$

Hence, the TSV for the proposed 13 level topology can be written as

$$
\begin{align*}
& \mathrm{TSV}=2\left(\mathrm{~V}_{1}+3 \mathrm{~V}_{2}+\left(\mathrm{V}_{1+3} 3 \mathrm{~V}_{2}\right)+4 \mathrm{~V}_{2}\right) \\
& \mathbf{T S V}=\mathbf{4} \mathbf{V}_{\mathbf{1}}+\mathbf{2 0} \mathbf{V}_{\mathbf{2}}=\mathbf{3 2} \mathbf{V}_{\mathbf{d c}} \tag{1}
\end{align*}
$$

Sometimes, per-unit TSV, which is the ratio of TSV and the maximum output voltage, is also calculated. In our case, per-unit TSV,

$$
\begin{equation*}
T S V_{\mathrm{p} . \mathrm{u} .}=T S V / V_{0, \max }=\left(4 \mathrm{~V}_{1}+20 V_{2}\right) / 2=5.33 \tag{2}
\end{equation*}
$$

### 2.2. Generalized circuit extension of the proposed topology

The basic structure of the proposed topology can be easily extended to an n-level structure by adding a dc source along with a bidirectional switch, as shown in Figure 2. The generalized expressions for the proposed extension have been formulated and presented by (1)-(4) below where $\mathrm{N}_{\mathrm{dc}}, \mathrm{N}_{\mathrm{sw}}, \mathrm{N}_{\mathrm{gd}}$ represent the number of dc sources, switches and gate driver circuits respectively. These expressions are formulated based on the number of levels generated. For example, for a particular level, the number of dc sources required can be calculated by (4) and so on.

$$
\begin{align*}
& N_{d c}=\frac{N_{L}-5}{2}  \tag{4}\\
& N_{s w}=\frac{5\left(N_{L}-1\right)}{6}  \tag{5}\\
& N_{g d}=\frac{N_{L}+3}{2}  \tag{6}\\
& T S V=\frac{8\left(N_{L}-1\right)}{9} \tag{7}
\end{align*}
$$



Figure 2. Extension to the n-level structure of the proposed topology, (a) Added Unit, (b) Generalized Structure

### 2.3. Modulation strategy

There are various techniques used for modulation in a multilevel inverter. These techniques can be classified into high frequency and low-frequency switching techniques. In [20], selective harmonics elimination using newton Rapson method is implemented. Switching control of cascaded compact modular MLI is implemented using pulse with modulation in [21]. Hybrid asymmetrical topology is proposed in [22], in this work THD is reduces using improved modulation technique. Various other methods of high frequency PWM techniques were used to improve the THD and quality of the inverter [23]. Level shifted PWM implemented on cascaded H -bridge topology has been discussed in detail in [24]. Low-frequency techniques offer the advantages of low switching loss as the number of switching in a particular cycle is less [25]. Nearest level control (NLC) is a fundamental frequency switching technique which is used in the proposed MLI to obtain the switching signals. Figure 3 show the level generation method using the NLC method.


Figure 3. Level generation method using the NLC technique

The switching angle is given by (5):

$$
\begin{equation*}
\alpha_{k}=\operatorname{Msin}^{-1} \frac{(\mathrm{k}-0.5)}{(\mathrm{N}-1) / 2} \tag{5}
\end{equation*}
$$

where, M is the modulation index and is defined as given in $(2), \mathrm{k}=1,2 \ldots(\mathrm{~N}-1) / 2$.

$$
\begin{equation*}
M=\frac{V_{\text {ref }}}{V_{\text {out }}} \tag{6}
\end{equation*}
$$

where, $\mathrm{V}_{\mathrm{r}}$ and $\mathrm{V}_{\mathrm{o}}$ is the reference and output voltage, respectively.

## 3. RESULTS AND DISCUSSION

Operation and the performance of the proposed circuit are validated through extensive simulation analysis under varying load conditions. DC sources value of $\mathrm{V} 1=300 \mathrm{~V}$ and $\mathrm{V} 2=100 \mathrm{~V}$ are taken in the analysis. Results obtained are discussed in detail based on the type of load used and the modulation index.

### 3.1. Constant R-L load

Figure 4(a) shows the switching pulses given to the power switches during one complete cycle at a modulation frequency of 50 Hz . Output voltage and current waveforms are obtained using constant R-L load of $\mathrm{Z}=100+\mathrm{j} 25 \Omega$ are shown in Figure 4(b). From the FFT analysis, it is found that the voltage THD is $6.36 \%$ and is shown in Figure 4(c). At the same time, all the individual harmonic components have less than 5\% contribution to the total THD. Voltage waveform shows that the topology successfully achieves 13 level output having all the positive and negative levels, and the load current waveform shows that the topology works well the inductive load.


Figure 4. Results obtained using constant RL load, (a) Pulses to the power switches, (b) Voltage and load current waveform, (c) FFT analysis of the output voltage

### 3.2. Varying $R$ and RL load

To assess the dynamic performance of proposed inverter structure performance is evaluated for varying R and RL load. Figure 5 shows a resistive load change condition in which there is a load variation from open circuit condition to $\mathrm{Z}=100 \Omega$ to $\mathrm{Z}=50 \Omega$. As the resistance is decreased, therefore an increase in current magnitude can be seen. RL load variation is shown in Figure 6 comprising a change from open circuit condition to $\mathrm{Z}=100+\mathrm{j} 25 \Omega$ to $\mathrm{Z}=50+\mathrm{j} 12.5 \Omega$. And the value of the load current changes from zero to 6 A to 12 A . All the voltage levels are visible with a sinusoidal current having smooth transaction from a step change in load.


Figure 5. Voltage and load current waveform with varying R load condition, (a) Voltage and load current waveform with varying R load, (b) Magnified waveform during the first step, (c) Magnified waveform during step-change in load


Figure 6. Voltage and load current waveform with varying RL load condition, (a) Voltage and load current waveform, (b) Magnified waveform during the first step, (c) Magnified waveform during step-change in load

### 3.3. Varying Load Power Factor

In Figure 7, the effect of change in load power factor on the output voltage and current is presented. The power factor of the load varies from unity to lagging power factor by providing a step-change in the load from $\mathrm{Z}=100 \Omega$ to $\mathrm{Z}=100+\mathrm{j} 25 \Omega$ which is evident by the current waveform as the current becomes sinusoidal after the instant of load change.


Figure 7. Voltage and load current waveform with varying load power factor condition, (a) Voltage and load current waveform, (b) Magnified waveform

### 3.4. Varying Modulation Index

The step-change in modulation index is also considered to evaluate the performance of the inverter. Figure 8 depicts the result for varying modulation index (M) from $\mathrm{M}=1$ to $\mathrm{M}=0.8$ to $\mathrm{M}=0.8$. The effect of decreasing the value of M is visible as the number of levels gets reduced from 13 levels to 11 levels, and it further gets reduced to 9 levels.


Figure 8. Voltage and load current waveform with varying Modulation index, (a) Voltage and load current waveform, (b) Magnified waveform, (c) Magnified voltage waveform

## 4. POWER LOSS ANALYSIS

The switches in multilevel inverter need to switch on and off frequently in a complete cycle. These switching operations result in power loss which affects the efficiency of the topology. These losses include conduction loss and switching loss. Therefore, the power loss analysis of the proposed topology is done with the help of PLECS software. Figure 9(a) and 9(b) represent the conduction and switching loss respectively for different loads. The three different loads are $\mathrm{Z} 1=50 \Omega, \mathrm{Z} 2=100+\mathrm{j} 12.5 \Omega$ and $\mathrm{Z} 3=100+\mathrm{j} 25 \Omega$. Figure 9 (c) depicts the total loss and efficiency at the three mentioned loads. The voltage stresses on different switches, in terms of Vdc, is shown in Figure 9(d). Maximum voltage stress is experienced by switches S2 and S5 as both the switches block the voltages during complete half cycle alternatively. The efficiency of the proposed structure is compared with the other 13 levels topologies presented in [7] and [8]. From Figure 9(e) it can be seen that the proposed topology has better efficiency when compared to other topologies.

## 5. COMPARISON WITH OTHER TOPOLOGIES

The proposed structure is compared with some other inverter topologies in order to validate the claim. Table 2 presents a comparison study of different topologies. The parameters taken for comparison are the number of switches (Nsw), gate drivers (Ngd), dc links (Ndc), per-unit TSV. As there are topologies involving a different number of levels (NL), therefore one more parameter (NL/Nsw) is added in the
table. [2,16] and [17] are 7-level topologies having TSV 6, 7.3 and 6.3, respectively, which is more than the proposed topology. The number of switches used in the topologies of [9] and [12], having 9-levels, are 11 and 17 , respectively. Moreover, the TSV value is 6.75 and 5.83 , respectively. At the same time, the factor NL/Nsw for these topologies is also lower than the proposed topology. Per-unit TSV is also on the higher side as compared to the topology presented in this paper. The comparison table also shows the topologies having 13 levels. By looking at the table, we can see that all these 13-levels structures contain either an equal or greater number of switches than the proposed topology. The per-unit TSV of the proposed structure is also lower than these topologies. Similarly, other structures can also be compared with the proposed topology. A quick look at the comparison table shows the superiority of the proposed inverter topology in terms of lesser number of switches and lower voltage stress value. A higher value of NL/Nsw and lesser value of TSVp.u. shows that the proposed topology is better than the other discussed structures in terms of the number of components and reduced voltage stresses.


Figure 9. Results obtained from the Power Loss Analysis of the proposed topology, (a) Conduction losses, (b) Switching Losses, (c) Efficiency and Total power loss, (c) Total Standing Voltage (TSV), (e) Variation in Efficiency with output power

Table 2. Comparison of various topologies

| Topology | $\mathrm{N}_{\mathrm{L}}$ | $\mathrm{N}_{\mathrm{sw}}$ | $\mathrm{N}_{\mathrm{L}} / \mathrm{N}_{\mathrm{sw}}$ | $\mathrm{N}_{\mathrm{gd}}$ | $\mathrm{N}_{\mathrm{dc}}$ | $\mathrm{TSV}_{\text {p.u. }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $[2]$ | 7 | 8 | 0.875 | 7 | 3 | 6 |
| $[6]$ | 17 | 12 | 1.42 | 10 | 4 | 6 |
| $[9]$ | 9 | 11 | 0.82 | 11 | 4 | 6.75 |
| $[10]$ | 17 | 12 | 1.42 | 10 | 4 | 5.5 |
| $[12]$ | 9 | 17 | 0.53 | 17 | 5 | 5.83 |
| $[13]$ | 13 | 14 | 0.93 | 11 | 4 | 5.33 |
| $[14]$ | 13 | 18 | 0.72 | 18 | 6 | 5 |
| $[15]$ | 13 | 12 | 1.08 | 12 | 3 | 24 |
| $[16]$ | 7 | 10 | 0.7 | 8 | 5 | 7.3 |
| $[17]$ | 7 | 9 | 0.78 | 8 | 4 | 6.3 |
| Proposed | 13 | 10 | 1.3 | 8 | 4 | 5.33 |

## 6. CONCLUSION

This paper presents an improved multilevel inverter topology having low total standing voltage and utilized a reduced number of switches to produce a 13 -level output voltage. Topology is extended to the n level generalized structure by adding extra units consist of 2 switches and dc source to the basic structure. Analysis of constant and dynamic load conditions as well as varying load power factor are also presented and discussed in detail. For constant RL load, the THDv and the value of per unit total standing voltage (TSV) are found to be $6.36 \%$ and 5.33 , respectively with an efficiency of around $98.8 \%$. Under varying load condition; change in current from zero to 6 A and then to 12 A with resistive load and from zero to 5.8 to 11.6 A with inductive RL load is attained. As the modulation index changes from 1 to 0.6 output levels reduce from 13 levels to 9 levels. The comparison of the proposed structure with other existing topologies is also provided, and it is noted that the proposed topology outperformed others topologies on many parameters.

## REFERENCES

[1] M. Vijeh, M. Rezanejad, E. Samadaei and K. Bertilsson, "A General Review of Multilevel Inverters Based on Main Submodules: Structural Point of View," IEEE Transactions on Power Electronics, vol. 34, no. 10, pp. 9479-9502, Oct. 2019.
[2] H. Samsami, A. Taheri and R. Samanbakhsh, "New bidirectional multilevel inverter topology with staircase cascading for symmetric and asymmetric structures," IET Power Electronics, vol. 10, no. 11, pp. 1315-1323, 2017.
[3] Kakar S, Ayob S, Nordin N, Arif M, Jusoh A, Muhamad N, "A novel single-phase PWM asymmetrical multilevel inverter with number of semiconductor switches reduction," International Journal of Power Electronics and Drive Systems (IJPEDS); Vol. 10, No. 3, pp. 1133-1140, 2019.
[4] Arif MSb, Ayob SM, Iqbal A, Williamson S, Salam Z, editors. "Nine-level asymmetrical single phase multilevel inverter topology with low switching frequency and reduce device counts," 2017 IEEE International Conference on Industrial Technology (ICIT), 22-25 March 2017.
[5] Arif MSb, Ayob SM, Salam Z, editors. "Asymmetrical multilevel inverter topology with reduced power semiconductor devices," 2016 IEEE Industrial Electronics and Applications Conference (IEACon), 20-22 Nov. 2016.
[6] E. Samadaei, A. Sheikholeslami, S. A. Gholamian and J. Adabi, "A Square T-Type (ST-Type) Module for Asymmetrical Multilevel Inverters," IEEE Transactions on Power Electronics, vol. 33, no. 2, pp. 987-996, Feb. 2018.
[7] E. Samadaei, S. A. Gholamian, A. Sheikholeslami, and J. Adabi, "An envelope type (E-Type) module: Asymmetric multilevel inverterswith reduced components," IEEE Trans. Ind. Electron., vol. 63, no. 11, pp. 7148-7156, Nov. 2016
[8] M. D. Siddique et. al., "Low Switching Frequency Based Asymmetrical Multilevel Inverter Topology with Reduced Switch Count," IEEE Access, vol. 7, pp. 86734-86383, 2019.
[9] E. Babaei, S. Laali and Z. Bayat, "A Single-Phase Cascaded Multilevel Inverter Based on a New Basic Unit with Reduced Number of Power Switches," IEEE Transactions on Industrial Electronics, vol. 62, no. 2, pp. 922-929, Feb. 2015.
[10] R. S. Alishah, S. H. Hosseini, E. Babaei and M. Sabahi, "A New General Multilevel Converter Topology Based on Cascaded Connection of Submultilevel Units with Reduced Switching Components, DC Sources, and Blocked Voltage by Switches," IEEE Transactions on Industrial Electronics, vol. 63, no. 11, pp. 7157-7164, Nov. 2016.
[11] R. Shalchi Alishah, S. H. Hosseini, E. Babaei, M. Sabahi and A. Zare, "Extended high step-up structure for multilevel converter," IET Power Electronics, vol. 9, no. 9, pp. 1894-1902, 2772016.
[12] H. Khoun Jahan, M. Abapour and K. Zare, "Switched-Capacitor-Based Single-Source Cascaded H-Bridge Multilevel Inverter Featuring Boosting Ability," IEEE Transactions on Power Electronics, vol. 34, no. 2, pp. 11131124, Feb. 2019.
[13] E. Samadaei, M. Kaviani and K. Bertilsson, "A 13-Levels Module (K-Type) With Two DC Sources for Multilevel Inverters," IEEE Transactions on Industrial Electronics, vol. 66, no. 7, pp. 5186-5196, July 2019.
[14] J. Liu, K. W. E. Cheng and Y. Ye, "A Cascaded Multilevel Inverter Based on Switched-Capacitor for HighFrequency AC Power Distribution System," IEEE Transactions on Power Electronics, vol. 29, no. 8, pp. 42194230, Aug. 2014.
[15] T. K. Chakraborty, A. Anan, S. H. Rakib, M. I. Prodhan, M. M. Kamal and M. Mahabubunnabi, "Generation of 13Level Output Voltage from Single-Phase Multilevel Inverter Consisting of Cascaded Three H-Bridge Units," 2018 2nd IEEE International Conference on Power Electronics, Intelligent Control and Energy Systems (ICPEICES), Delhi, India, 2018, pp. 361-364.
[16] S. S. Lee and K. Lee, "Dual-T-Type Seven-Level Boost Active-Neutral-Point-Clamped Inverter," IEEE Transactions on Power Electronics, vol. 34, no. 7, pp. 6031-6035, July 2019.
[17] J. Liu, J. Wu and J. Zeng, "Symmetric/Asymmetric Hybrid Multilevel Inverters Integrating Switched-Capacitor Techniques," IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 6, no. 3, pp. 1616-1626, Sept. 2018.
[18] M. Arif, S. Ayob, and Z. Salam, "Asymmetrical Nine-Level Inverter Topology with Reduce Power Semicondutor Devices," TELKOMNIKA (Telecommunication Computing Electronics and Control), vol. 16, no.1, pp. 38-45, Feb. 2018.
[19] M. Sharifzadeh and K. Al-Haddad, "Packed E-Cell (PEC) Converter Topology Operation and Experimental Validation," IEEE Access, vol. 7, pp. 93049-93061, 2019.
[20] W. A. Halim, N. A. T. Tengku, K. Applasamy, and A. Jidin, "Selective Harmonic Elimination Based on Newtonraphson Method for Cascaded H-bridge Multilevel Inverter," International Journal of Power Electronics and Drive Systems (IJPEDS), vol. 8, no. 3, pp. 1193-1202, 2017.
[21] S. S. Lee, M. Sidorov, N. R. N. Idris, and Y. E. Heng, "A Symmetrical Cascaded Compact-Module Multilevel Inverter (CCM-MLI) With Pulsewidth Modulation," IEEE Transactions on Industrial Electronics, vol. 65, no. 6, pp. 4631-4639, 2018.
[22] S. Kumar, M.S. Kumar, "Asymmetric hybrid multilevel inverter with reduced harmonic using hybrid modulation technique", International Journal of Power Electronics and Drive System, vol. 11, no. 2, pp. 605-610, Jun. 2020.
[23] Mustafa U, Arif MSB, Ahmad S, Tariq M, Ayob SM, "Performance Evaluation of Modified 5-Level T-Type HBridge Inverter Utilizing Different PWM Modulation Schemes" 2019 Innovations in Power and Advanced Computing Technologies (i-PACT); 2019 22-23 March 2019.
[24] R. Naderi and A. Rahmati, "Phase-shifted carrier PWM technique for general cascaded inverters," IEEE Transaction on Industrial Electronics, vol. 23, no. 3, pp. 1257-1269, 2008.
[25] Saleh, Wail Ali Ali, Nurul Ain Mohd Said, and Wahidah Abd Halim, "Harmonic minimization of a single-phase asymmetrical TCHB multilevel inverter based on nearest level control method", International Journal of Power Electronics and Drive System, vol. 11, no. 3, pp. 1406-1414, Sept. 2020.

## BIOGRAPHIES OF AUTHORS



M Saad Bin Arif received M. Tech degree in Electrical Engineering with specialization in Power System and Drives and Graduation in Electrical Engineering in 2010 and 2010 respectively. His research area of interest - power electronics, application of power electronics in renewable energy systems, energy systems, and engineering education.


Zeeshan Sarwer completed B.Tech (Electrical Engineering) and M.Tech (Instrumentation and Control) in 2013 and 2015 respectively from Z.H.College of Engineering and Technology, Aligarh Muslim University, AMU. His research interests are mainly in the area of Power Electronic Converters, Renewable Energy Systems. He has taught courses on Electrical Measurements, Dynamic System Analysis, Signals and Systems. Currently, he is teaching Microprocessor Systems and Applications and Signals and Systems.


Shahrin bin Md. Ayob was born in Kuala Lumpur, Malaysia. He obtained his first degree in Electrical Engineering, Master in Electrical Engineering (Power) and Doctor of Philosophy (PhD) from Universiti Teknologi Malaysia in 2001, 2003 and 2009, respectively. Currently he is an associate professor at School of Electrical Engineering, Faculty of Engineering, Universiti Teknologi Malaysia. He is a registered Graduate Engineer under Board of Engineer Malaysia (BEM) and Senior Member of IEEE (2018). His current research interest is solar photovoltaic system, electric vehicle technology, fuzzy system, and evolutionary algorithms for power electronics applications.


Mohammad Zaid completed M. Tech in Electrical Engineering (Power system and Drives) from Aligarh Muslim University in year 2015 and B. Tech in Electrical Engineering from Aligarh Muslim University in year 2013. His research areas of interest are Power factor improvement at AC mains of Electrical Drives, Sensorless Control of Electric drives and Power Quality.


Shahbaz Ahmad completed M. Tech in Electrical Engineering (Power system and Drives) from Aligarh Muslim University and B. Tech in Electrical Engineering from Aligarh Muslim University in year 2010. His research areas of interest are Multilevel inverter and Application of power electronics in renewable energy systems.

