

CHARACTERIZATIONS OF GALLIUM ARSENIDE NANOWIRES GROWN
BY BUFFER LAYER ASSISTED MAGNETRON SPUTTERING
TECHNIQUE

NOR FADILAH BINTI MOHAMAD NASIR

A thesis submitted in fulfilment of the
requirements for the award of the degree of
Master of Philosophy (Physics)

Faculty of Science
Universiti Teknologi Malaysia

AUGUST 2018

Kerana tuhan untuk manusia....Thank you Allah

ACKNOWLEDGEMENT

Four years of M.Phil are over, and when looking back to evaluate this experience, what I summarize and illustrate is very special. It has become a very special opportunity, where I can explore my interests, try, fail, learn and try again, and most importantly never stop. All of these give me the sense of responsibility to conduct my own research with good support from my research team. It is an opportunity for me to learn and improve. Every good thing ends and it is a great journey, where I grew up as a scientist and as an individual. The route is never easy but together, we share happiness, frustration, and enthusiasm.

Thank you Dr. Khamim and Dr. Firdaus, for giving me the opportunity to spend four years working with them. For patients, dedication and for every single answer to my question and endless discussion. Your spirit is contagious. Thank you.

Thanks to my family, for support and your unconditional love is a stepping-stone for this job. Finally yet importantly, thanks to my beloved husband, who supported me along with high and low, disappointed and complained, listened, encouraged and advised. This will not be possible without you. Thank you.

Nor Fadilah, 30 August 2018

UTM, Johor Bahru

ABSTRACT

Semiconductor nanowires (NWs) are among the most extensively studied nanostructure for their potential applications in nanoscale devices. Gallium arsenide (GaAs) NWs is a high-performance material with direct bandgap and high electron mobility. Despite the great potential for future nanotechnology, its widespread use when integrated with silicon (Si) has been limited by lattice mismatch, difference in thermal expansion coefficient, antiphase boundaries, relatively high production cost and inadequate ecological safety. Here, the results of growing GaAs NWs onto Si substrate via radio frequency (RF) magnetron sputtering by using a simple single buffer layer are reported. This research presents the integration of GaAs NWs on Si with various thickness of sputtered GaAs buffer layer ranging from 10 nm to 110 nm using aurum (Au) nanoparticles as a seeding catalyst via vapour-liquid-solid mechanism. The desired morphology and uniform thickness of GaAs buffer layer with Au nanoparticles were annealed at Au-GaAs eutectic temperature in order to form an eutectic liquid alloy, followed by growth process between 570 °C and 690 °C growth temperature. The structural and optical properties of GaAs NWs were characterized using field emission scanning electron microscopy, energy dispersive X-ray spectroscopy and atomic force microscopy as well as photoluminescence, X-ray diffraction and ultraviolet-visible spectrophotometers. The results have shown that the sufficient thickness of buffer layer of about 19.48 nm, optimized annealing temperature at 630 °C and a suitable growth temperature at 630 °C play important roles in producing high quality buffer layer which then lead to growth of GaAs NWs.

ABSTRAK

Semikonduktor nanowayar (NWs) adalah antara nanostruktur yang paling banyak dikaji untuk potensi aplikasi dalam peranti skala nano. Gallium arsenide (GaAs) NWs adalah bahan berprestasi tinggi dengan jurang jalur langsung dan mobiliti elektron yang tinggi. Walaupun berpotensi besar dalam teknologi nano pada masa hadapan, penggunaannya yang meluas apabila diintegrasikan dengan silikon (Si) telah dibatasi oleh ketidakpadanan kekisi, perbezaan dalam pekali pengembangan termal, sempadan antifasa, kos penghasilan yang relatifnya tinggi dan kekurangan keselamatan ekologi. Di sini, keputusan pertumbuhan GaAs NWs di atas substrat Si melalui teknik percikan magnetron frekuensi radio (RF) dengan menggunakan lapisan penimbal tunggal mudah telah dilaporkan. Kajian ini membentangkan integrasi GaAs NWs pada Si dengan pelbagai ketebalan lapisan penimbal percikan GaAs pada julat 10 nm hingga 110 nm menggunakan nano zarah aurum (Au) sebagai pemangkin pembiakan melalui mekanisme wap-cecair-pepejal. Morfologi yang dikehendaki dan ketebalan seragam lapisan penimbal GaAs dengan nano zarah Au telah disepuh lindap pada suhu eutektik Au-GaAs untuk membentuk aloi cecair eutektik, diikuti dengan proses pertumbuhan pada suhu pertumbuhan antara 570 °C dan 690 °C. Ciri-ciri struktur dan optik GaAs NWs telah dicirikan menggunakan mikroskop elektron pengimbas pancaran medan, mikroskop tenaga terlesap sinar-X dan mikroskopi daya atom serta spektrometer fotoluminesen, pembelauan sinar-X dan ultra-ungu nampak. Hasil penyelidikan menunjukkan bahawa ketebalan lapisan penimbal yang mencukupi pada kira - kira 19.48 nm, suhu penyepuhlindapan optimum pada 630 °C dan suhu pertumbuhan yang sesuai pada 630 °C memainkan peranan penting dalam menghasilkan lapisan penimbal yang berkualiti tinggi yang kemudiannya membawa kepada pertumbuhan GaAs NWs.

TABLE OF CONTENTS

CHAPTER	TITLE	PAGE
	DECLARATION	ii
	DEDICATION	iii
	ACKNOWLEDGEMENT	iv
	ABSTRACT	v
	ABSTRAK	vi
	TABLE OF CONTENTS	vii
	LIST OF TABLES	xi
	LIST OF FIGURES	xii
	LIST OF ABBREVIATIONS	xvi
	LIST OF APPENDICES	xviii
1	INTRODUCTION 1.1 Overview 1.2 Background of the Study 1.3 Problem Statement 1.4 Objectives 1.5 Scope of Study 1.6 Significances of Study	1 1 1 9 10 11 11

2	LITERATURE REVIEW	12
	2.1 Overview	12
	2.2 Properties of Gallium Arsenide	12
	2.2.1 Strained Epitaxy	15
	2.2.2 GaAs Buffer Layer	17
	2.2.3 GaAs NWs Growth Mechanism and Gold Catalyst	18
	2.2.4 Phase Diagram	20
	2.2.5 Axial and Radial Growth Modes	22
	2.2.6 Formation of GaAs Nanowires by RF Magnetron Sputtering System	24
	2.6.1 R.F. Magnetron Sputtering	25
	2.3 Characterization of GaAs NWs on Si	27
	2.3.1 Field Emission Scanning Electron Microscopy for GaAs NWs	27
	2.3.2 Energy Dispersive X-Ray Spectroscopy for GaAs NWs	27
	2.3.3 Atomic Force Microscopy for GaAs NWs	28
	2.3.4 Photoluminescence Spectroscopy for GaAs NWs	28
	2.3.5 X-Ray Diffraction Technique for GaAs NWs	30
	2.3.6 UV-Vis NIR Spectroscopy for GaAs NWs	33
3	METHODOLOGY	35
	3.1 Overview	35
	3.2 Experimental Details	36
	3.2.1 Cleaning Procedure	38

3.2.2	Buffer Layer Growth	39
3.2.3	Dispersion of Metal Catalyst	40
3.2.4	GaAs Nanowires Growth	41
3.3	Buffer Layer and GaAs NWs Characterization	44
3.3.1	Field Emission Scanning Electron Microscopy	44
3.3.2	Energy Dispersive X-Ray Spectroscopy	45
3.3.3	Atomic Force Microscopy	45
3.3.4	Photoluminescence Spectroscopy	45
3.3.5	X-ray Diffraction Technique	46
3.3.6	UV-Vis-NIR Spectroscopy	46
4	RESULTS AND DISCUSSIONS	48
4.1	Overview	48
4.2	Effect of Annealing Temperature and Buffer Layer Thickness	48
4.2.1	Effect of Deposition Time on the Buffer Layer Thickness	55
4.2.2	Effect of Annealing Temperature on the Topography of Buffer Layer	57
4.3	Influence of Growth Temperature to Morphology of GaAs NWs	61
4.3.1	Photoluminescence Spectra	67
4.3.2	X-ray Diffraction Pattern	69
4.3.3	UV-Vis-NIR Spectra	71
5	CONCLUSION	74
5.1	Overview	74
5.2	Conclusion	74

5.3 Future Works 76

REFERENCES 77

APPENDICES 82

LIST OF TABLES

TABLE NO.	TITLE	PAGE
2.1	Comparison of physical and semiconductor properties of GaAs and Si.	13
3.1	Summary of GaAs buffer layer on Si with different deposition times.	40
3.2	Summary of Buffer layer B on Si with different annealing temperature.	40
3.3	Summary of the GaAs NWs growth samples with different buffer layer thickness and growth temperature.	43
4.1	Summary of substrate surface morphology with different buffer layer thickness at constant growth temperature of 630 °C.	54
4.2	Deposition rate of GaAs buffer layer on Si.	56
4.3	Summary of AFM topography analysis for Buffer layer B.	60
4.4	Summary of element at 3 different point of NWs.	65
4.5	Summary of bandgap energy of nanostructures corresponding to the crystal structure in bulk GaAs.	68
4.6	XRD analysis for crystal size and lattice strain by using Scherrer equation at X-ray wavelength, $\lambda=1.541838$.	71

LIST OF FIGURES

FIGURE NO.	TITLE	PAGE
2.1	(a) The ZB lattice consists of two fcc lattices displaced by a_{ZB} . These lattices are either occupied by Ga or As atoms. (b) The WZ phase is a hexagonal close packed crystal.	13
2.2	Schematic of strained epitaxy (a) Coherent growth and (b) Incoherent growth.	16
2.3	Schematic of VLS mechanism: (a) Au nanoparticles are deposited on the semiconductor substrate; (b) vapor phase reactants are supplied and the nanoparticle alloys with specific reactant element; (c) nucleation takes place at the nanoparticle–substrate interface and (d) growth continues.	19
2.4	An illustration of the VLS growth based on the temperature-composition phase diagram of the growth materials system.	21
2.5	Schematic illustration of adatom contributions to (a) Axial growth and (b) Radial growth. The adatom contributions include those directly impinging on the Au nanoparticle and those adsorbed on the (2) substrate and (3) NWs sidewalls which (4) diffuse along the concentration gradient towards the Au nanoparticle-NWs interface.	23

2.6	Schematic diagrams illustrating the basic components of a Magnetron Sputtering System.	26
2.7	PL band from predominantly ZB GaAs NWs with the excitation power of 10 mW.	29
2.8	Schematic representation of photoluminescence of direct bandgap semiconductor materials which contains excitation, relaxation and emission process.	30
2.9	Schematic of X-ray diffraction in a crystal lattice with lattice constant d .	31
2.10	Omega-2 theta XRD scan of GaAs NWs growth on diamond. The diamond (111) plane and the GaAs (111), (220), and (311) planes are clearly developed.	32
2.11	Measuring reflectance for a solid sample (a) Specular reflectance (b) Diffuse reflectance.	34
3.1	Flow chart of experimental procedures for GaAs NWs growth by buffer layer assisted using magnetron sputtering technique.	37
3.2	Cleaning procedure for Si wafer.	38
3.3	Step by step diagram of VLS mechanism for GaAs NWs growth on Si substrate.	42
4.1	FESEM images of substrate surface morphology of GaAs NWs on Si without buffer layer at (a) x30.0k magnification of SE image (b) 130.0k magnification of SE image at a constant growth temperature of 630 °C.	49
4.2	FESEM images of substrate surface morphology for Sample E at (a) x25.0k magnification of SE image (b) x70.0k magnification of SE image at a constant growth temperature of 630 °C.	50
4.3	FESEM images of substrate surface morphology for Sample F at (a) x5.0k magnification of SE image (b) x10.0k magnification of SE image at a constant growth temperature of 630 °C.	51
4.4	The diameter and length of GaAs NWs grown on a Si substrate for Sample F by FESEM dimension.	51

4.5	FESEM images of substrate surface morphology for Sample G at (a) x10.0k magnification of SE image (b) x30.0k magnification of SE image at a constant growth temperature of 630 °C.	52
4.6	FESEM images of substrate surface morphology for Sample H at (a) x90.0k magnification of SE image (b) x200.0k magnification of SE image at a constant growth temperature of 630 °C.	53
4.7	FESEM cross-section images of single buffer layer with average thickness of (a) Buffer layer A=11.58 nm, (b) Buffer layer B=19.48 nm, (c) Buffer layer C=21.50 nm and (d) Buffer layer D=105.00 nm.	55
4.8	In-situ annealing of GaAs buffer layer by AFM. Surface of the samples annealed at (a) room temperature (b) 510 °C (c) 570 °C (d) 630 °C.	59
4.9	FESEM image of (a) Sample B with growth temperature of 570 °C, (b) Sample F with growth temperature of 630 °C, (c) Sample J with growth temperature of 660 °C and (d) Sample N with growth temperature of 690 °C.	63
4.10	Elemental composition of the NWs at 3 different points.	65
4.11	The EDX analysis at 3 different points. Point A=tip, Point B=middle and Point C=base of GaAs NWs on Si.	66
4.12	PL spectrum of GaAs nanostructures with different growth temperature.	68
4.13	XRD spectra for (a) Buffer layer B, (b) samples B, (c) sample F, (d) sample J and (e) sample N.	69
4.14	XRD spectrum for Buffer layer B after baseline correction and peak fitting.	70
4.15	Diffuse Reflectance Spectra of GaAs NWs at a different growth temperature.	72

- 4.16 Tauc plots from the diffuse reflectance spectra of GaAs NWs with the value of the growth temperature, T_g at (a) $T_g=570$ °C, $E_g=1.47$ eV, (b) $T_g=630$ °C, $E_g=1.47$ eV, (c) $T_g=660$ °C, $E_g=1.46$ eV, (d) $T_g=690$ °C, $E_g=1.47$ eV.

LIST OF ABBREVIATIONS

2D	-	Two-dimensional
AFM	-	Atomic force microscopy
AP	-	Atmospheric pressure
CB	-	Conduction band
APBs	-	Antiphase boundaries
CVD	-	Chemical vapor deposition
DI	-	Deionized
EDS	-	Energy dispersive spectroscopy
FESEM	-	Field emission scanning electron microscope
FWHM	-	Full wide half maximum
h_c	-	Critical thickness
HF		Hydrofluoric acid
LO	-	Longitudinal optical
LP	-	Low pressure
LPE	-	Liquid phase epitaxy
LT	-	Low temperature
MBE	-	Molecular beam epitaxy
MDs	-	Misfit dislocation
MOCVD	-	Metal organic chemical vapor deposition
NWs	-	Nanowires
PECVD	-	Plasma enhanced chemical vapor deposition
PL	-	Photoluminescence
PLD	-	Pulsed laser deposition
PLL	-	Poly-L-lysine

PVD	-	Physical vapor deposition
QG	-	Quartz glass
QW	-	Quantum well
Raman	-	Raman spectroscopy
RF	-	Radio frequency
RIE	-	Reactive ion etching
RT	-	Room temperature
SEM	-	Scanning electron microscope
TO	-	Transverse optical
UV-Vis	-	Ultraviolet-visible
VB	-	Valence band
VHF	-	Very high frequency
VLS	-	Vapor-liquid-solid
XRD	-	X-ray diffraction
NIR	-	Near infrared
ATR	-	Attenuated total reflection
GI-XRD	-	Glazing incident X-ray diffraction
OP-GI	-	Out-of plane glazing incident
IP-GI	-	In-plane glazing incident
SE	-	Secondary electron
BSE	-	Back scattering electron
FEG	-	Field emission gun
RMS	-	Root-mean-square roughness
WZ	-	Wurtzite
ZB	-	Zinc blende

LIST OF APPENDICES

APPENDIX	TITLE	PAGE
APPENDIX A	Morphology of GaAs nanowires grown by RF sputtering with single buffer layer assisted	82
APPENDIX B	Summary of the GaAs NWs growth samples with different buffer layer thickness and growth temperature.	84

CHAPTER 1

INTRODUCTION

1.1 Overview

This chapter presents the background of this study, which mainly related to the current integration of III-V group on Si and problem statement of the current research. Towards the end of this chapter, the aim and outline of the thesis will be discussed thoroughly.

1.2 Background of the Study

The key material in semiconductor nanoelectronics innovation is mostly based on Si. Some important features of Si which make it the best for various applications among other semiconductor materials are great electrical properties, high thermal conductivity, low cost and large-scale availability. However, Si has an indirect bandgap and weak optical properties. A good electronic device requires optical properties of the material with a direct band gap, high carrier mobility, high absorption coefficient, and it presents in the III-V compound semiconductor such as gallium arsenide (GaAs) [1].

In contrast to Si, GaAs has a direct band gap that enables it to emit light with high efficiency which empowers its utilization in the future of optoelectronic applications. GaAs is a semiconductor compound which is also known as III-V semiconductors and falls into some classes of the element. They are lumped together with either three or five valence electrons. Gallium is a category III element and arsenic is a category V element. Combining a category III element with a category V element delivers a covalent security with eight electrons, constructing one of a kind semiconductor. Such semiconductors have higher electron mobility than Si and beneficial at higher frequencies.

Recently, the nanowire (NW) with a one-dimensional (1D) columnar shape has increased an extraordinary attention. The diameter of the NWs is ordinarily ranged from a few nanometers to hundreds of nanometers, while its length can go up to thousand nanometers. One dimensional nanostructure has been called with a variety of names including whisker, fibers, and nanorods. Although whisker and nanorods are in general considered to be shorter than fibers and NWs, the definition is often a little arbitrary. NWs are confined for two dimensions and hence enable them to grow freely along the third dimension. If the diameter of the NWs is sufficiently small, carriers are subjected to quantum confinement. In the NWs geometry, III-V materials can show different features contrary to their thin film. Due to their small dimensions, III-V NWs have a great tolerance in strain, which can accommodate large lattice and thermal expansion coefficient mismatch when polar III-V NWs are grown on non-polar substrates. Hence, possible integration of III-V NWs on an extensive variety of substrates. During their development, most III-V NWs can take on both zinc blende (ZB) and wurtzite (WZ) crystal structure by changing the growth conditions. It is exceptionally hard to accomplish with the thin film innovation [2]-[5].

Furthermore, the NWs have an extensive surface-to-volume ratio. III-V group semiconductor nanowires which arrays of large volume-to-surface ratios are a potential material whose bandgap can be tuned for efficient transfer of solar energy to electric energy. In spite of the fact that NWs devices with promising properties

have been illustrated, the III-V NWs on Si growth is extremely challenging. Due to the small dimension, novel geometry, and the special growth modes, the NWs growth is substantially more sensitive to the substrate condition and the growth parameters contrasted with its thin film. Additionally, the NWs keeps opening new entrance in fundamental research and they are an outstanding contender for integration to existing device. The semiconductor industry is always hunting down the future technique to shrink feature sizes, enhance efficiency, decrease cost, and increase speed [2].

Si is the basic material of electronic devices and almost 95% of all semiconductor devices are manufactured utilizing Si substrates. As a carrier, Si substrate is commonly used because of its good thermal conductivity, superior mechanical properties and low in cost. In contrast, GaAs has impressively higher carrier mobility which is the basis of high-speed devices. However, single-crystal GaAs substrate is expensive and difficult to integrate into the present Si-based industry. On this basis, Si substrate is more desirable in support of III-V group semiconductor nanowires growth via vapor-liquid-solid (VLS) mechanism [5].

A decade of research had performed to develop high-quality III-V layers on Si substrates, but there is still a challenge to be solved. The first challenge was the lattice mismatch between Si and GaAs, which led to the formation of crystal defects to accommodate strain in the material. Thus to reduce the density of crystalline defects, various improvements have been investigated such as post-growth thermal cycle annealing, insertion of dislocation filter layer, selective growth in trenches using Ge / GeSi buffer layers. The second challenge is the difference in coefficient of thermal expansion between Si and III-V that limits the thickness of the film before the crack appears. The third challenge is the emergence of anti-phase domains at the interface between the III-V and Si substrate. The antiphase boundaries (APBs) come from the III-IV polar material on Si non-polar materials [6].

GaAs NWs on Si challenge is to fabricate NWs with good control of dimensions and phase purity. In the nanoscale regime, small size variations can have a big impact on device performance as a whole because nanowire dimensions determine the degree of confinement. Thus, it affected the behavior of charge carriers in quantum electronic devices. It is important to control the nanowire diameter, as most device applications require a well-defined uniform diameter. In a proposed nanowire laser, a uniform diameter is critical for the performance of NWs as a resonant cavity. Phase purity is important because the crystallographic phase, whether ZB or WZ, adversely affects the bandstructure of NWs. In addition, crystallographic defects such as twin plane and stacking faults make non-radiative recombination centers that affect optoelectronic device performance [2], [3], [7].

Over the past few years, NWs of III-V compound semiconductors have become the focus of the nano-building blocks for future integrated electronic and optoelectronic devices. Direct growth of GaAs NWs on Si substrate was investigated in three ways through Au-assisted vapor-liquid-solid (VLS) growth, selective area growth, and a self-catalyzed growth [5]. Regardless of the method of growth, defects such as twin, stacking faults and phase polytypism still exist in NWs. In addition, the high thermal stability of native oxide on the surface and unintentional Si doping of GaAs NWs from Au-Si alloy droplet adversely affects the controllability of NWs direct growth on Si.

As observed from previous studies, an assembly of horizontal and vertical NWs during direct growth of GaAs NWs on Si, the high solubility of Si in Au brings down Au-Si interface energy thus contributes to Si contamination in NWs [3]. Observation using Transmission Electron Microscope demonstrates that there is a lot of stacking flaws and twins in the NWs. The effect of the annealing and growth temperature on NWs results is explored as well as the structural and optical properties of NWs. It has been found from previous research that the vertical growth of NWs and crystalline properties can basically be altered by changing growth temperatures [8].

Au has a moderate melting temperature and hence is able to form low-melting alloys [9]. Most group III and V elements have high diffusion coefficients in it. Therefore, it is quite suitable to be the catalyst for NWs growth. Moreover, Au has good resistance for oxidation and other parasitic reactions, which can simplify the growth preparation. During growth, the Au is not a fast consumption material and hence less sensitive to the changes of parameters, compared with the group-III material in the self-catalytic droplet [3]. The growth window for the Au catalysed growth, such as the growth temperature and V/III ratio, is much wider compared to other growth modes. This offers much greater freedom in controlling the NWs fabrication, such as axial or radial selectivity, crystal phase, growth direction, and growth rate [10].

In previous studies, different substrate preparation methods have been compared to obtain high-quality III-V NWs. One method is to deposit a thin layer of 1-10 nm Au on the substrate through thermal or electron beam evaporation. When annealing, the layer splits into small Au droplets whose size depends on the annealing temperature and its density relies on the thickness of the layer. This method is simple yet hard to acquire a uniform nanoparticle in the size or distribution [11]. Furthermore, Au nanoparticles can also be sourced in Au colloidal nanoparticles in solution. Each solution contains an Au monodisperse nanoparticle of a given diameter and density. Au colloidal nanoparticles carry a net negative surface charge thus Coulombic repulsion prevents agglomeration of nanoparticles in solution. Due to their net negative charges, nanoparticles do not naturally adhere with the III-V buffer layer. In this research, these colloidal nanoparticles can be deposited on the III-V buffer layer by poly-L-lysine (PLL). PLL positively charged polyelectrolyte that attracts negatively charged Au nanoparticles and diverts them to the surface of the substrate. The Au-functional PLL deposition method prevents the agglomeration of nanoparticles during deposition and reaches distribution on the substrate. The PLL functionalization of Au-colloids used routinely in this work is suitable for most device applications and ideally suited for research into the nanowire growth process and also suitable for all substrates used [12].

A gold-catalyzed vapor-liquid-solid method is extensively applied to III–V NWs growth on Si substrate. However, possible Si contamination, easy oxidations of Si, a high sensitivity of the NWs morphology to growth conditions generally restricts its controllability. In previous research, a buffer layer technique was developed by introducing the GaAs film with a designated polarity as GaAs target [13]. The most common technique used to develop a GaAs buffer layer on Si substrate is the two-steps growth. A low-temperature buffer has a smooth morphology which brings a high yield of vertical NWs, yet the NWs have a few imperfections. While high-temperature buffer has lower vertical NWs yield with rough morphology, it brings a perfect NWs quality with deficient in deformities and sharp lattice flange. The buffer layer technique can eliminate unintentional Si doping by preventing Si-Au alloy formation and by expanding the Si diffusion barrier, consequently giving greater flexibility to vertical NWs growth. The controlled properties of NWs are exceptionally encouraging for optoelectronic device applications based on GaAs NWs [14]-[16].

The key in improving the quality of the GaAs buffer layer on Si is the relaxation of the strain during the buffer layer growth process. In buffer layers of GaAs, the presence of threading dislocation or other defects generated by strain relaxation may affect the quality of the buffer layer. In addition, the thickness of the buffer layer has some relationship with surface morphology and its root-mean-square (RMS) roughness. The buffer layer thickness has proven to be an important factor in high-quality thin films in many experiments. SEM and optical measurements have shown that the best surface morphology and the lowest RMS roughness are achieved with a 20 nm buffer layer [17]. There is a significant reduction in RMS roughness during the initial stage of increasing the thickness of the buffer layer [14], [17].

On the other hand, the surface morphology of the buffer layer has a strong influence on the quality of the thin film. The optimum thickness of the buffer layer is around 20 nm, thick or thin thickness layer reduces the quality of the buffer layer [17]. The morphological surface of the buffer layer affects the buffer layer quality and the optical properties. The surface morphology of the buffer layer depends

largely on the condition of the buffer layer deposition. In the process of crystal growth, the structural design of the buffer layer has two main advantages: (i) avoiding high misfit strain between the buffer layer and the top substrate and (ii) reducing the density of defects which caused by misfit strain [18]. However, understanding of the physical mechanisms in the buffer layer, the strain distribution in the buffer layer and its effect on surface roughness is required. Therefore, the optimized thickness for buffer layer can be predicted based on theoretical studies, but only a few studies have been done in the laboratory [19].

In this research, a high-quality surface and uniform thickness of the single GaAs buffer layer growth on Si substrates are expected to be achieved since a simple and easy-to-reproducible approach is very desirable to achieve III-V NWs straight on Si. Previous research indicates the possibility of growing GaAs NWs by magnetron sputtering deposition techniques. It is reported that the grown GaAs NWs was in a cone-shaped of GaAs nanowhiskers and characterized by a feature height of 300 to 10000 nm, and the transverse size is about 200 nm at the base and from 200 to 10 nm or smaller at the top. This feature shows the length of GaAs nanowhisker varies in direct proportion to the effective thickness of the deposited buffer layer and inverse proportion the horizontal nanowhisker size at the top [20]-[22]. This present investigation confirms that the buffer layer should be sufficiently thick to obtain good quality and smooth surface of GaAs buffer layers and subsequently assist to the growth of GaAs NWs. Since the initial nucleation of the NWs is extremely reliant on the quality of the surface, accomplishing buffer layers with great morphology, uniform, and sufficient thickness is vital in this research.

Most of the common NWs synthesis techniques used for the growth of GaAs NWs such are metal organic chemical vapor deposition (MOCVD) and molecular beam epitaxy (MBE). There are also many techniques that improve previous methods such as laser ablation. In this systematic study, GaAs NWs are grown under RF magnetron sputtering system on Si (111) via Au-catalyzed VLS mechanism. The investigation includes annealing conditions of the GaAs buffer layer and the effects of growth temperature on structural and optical properties on grown sample are

studied. In order to get epitaxial layers with the desired features for optoelectronic applications, it is necessary to grow them with a sufficient level of purity and crystal quality. Features such as thickness control, crystal qualities, optical properties are associated with the growth techniques used for their preparation [23].

MOCVD, MBE and Liquid phase epitaxy (LPE) are the most successful system. However, each has significant advantages and disadvantages. The MOCVD has been widely used for the growth of epitaxial semiconductor layer with brilliant surface morphology and high crystal quality. The difficulty in a deposition of GaAs epitaxial layer by MOCVD is the consolidation of carbon and oxygen as the residual impurities [19]. These impurities in small concentrations have a very strong effect on their optical properties. This technique has become a major problem in the use of extremely toxic gases, such as arsine which is used as the precursor of the element of the V families. The LPE has become a major problem in surface thickness and morphological control.

The MBE uses an expensive growth system that refers to initial investment and operational costs. These methods are described by a relatively high cost of production and insufficient ecological safety. The need for combining Gallium and Arsenic element on Si substrates currently poses an important problem in developing alternative, economical and ecologically safe methods. The development of a low cost, large area fabrication procedure for GaAs NWs using sputtering is investigated in this research. This work gives an enhanced technique to defect-free GaAs NWs growth on Si by sputtering [20], [21], [24], [25].

1.3 Problem Statement

Over 2 decades, many attempts have been given to the growth of III–V semiconductor layers on Si. It has been discovered that III–V semiconductor layers are grown on Si substrates at high temperature which have great crystal structure but instead forming a continuous layer yet it develops into island structures due to the difference in interface energy and strain effect resulting from lattice mismatch. The layers grown at low temperature conversely, form into thin continuous layers. However, the quality of the layers is moderately low with critical carbon contamination [2]. In this work, a buffer layer must fulfil two requirements for the nucleation of NWs: it must have a good surface quality and must cover the entire surface as a continuous layer with minimum surface roughness. In previous work, NWs nucleation has been controlled in utilizing substrate etching, a baking process, and the specific annealing temperature [26]. In a defective semiconductor material, the high-temperature annealing allows atoms to move back to their lattice and restructuring materials from amorphous to crystalline structures [14], [27]-[29]. Hence, an optimization of annealing temperature needs to perform in this research in order to fulfil a desired buffer layer requirement. Optimization in annealing temperature can enhance the smooth surface and the quality of the buffer layer. This, in turn, increases chances of nucleation and NWs growth with the help of an Au catalyst.

Previous studies have shown that growth temperatures have significant effects on NWs properties. Morphological changes on GaAs NWs occur with different growth temperatures. When temperatures increase above 450 °C only radial and planar growth rates continue to increase and the axial growth rate decreases. This is due to the increasing radial growth and planar growth competes with the axial growth to diffuse adatoms [30]-[32]. Therefore, at the highest growth temperature, the nanowires are short and have severe tapering [27], [29]. Tapering is undesirable for many device applications, including lasers, where uniform diameters are required. Tapering can be reduced using low growth temperature. However, at a lower temperature of 400 °C and below, nanowires growth is kinked and irregular [28]. In

addition, NWs growth can only occur within a certain temperature range for each material system. NWs nucleation failure and bad morphology may also be caused by inadequate temperature. Therefore, studies on the effect of growth temperature to the overall properties of deposited GaAs NWs grown by RF magnetron sputtering techniques should be carried out [5].

The performance of GaAs NWs devices depends critically on the presence of crystallographic defects in the NWs such as twinning planes and stacking faults [32]. A change in the crystal structure can essentially change the band structure, and consequently the optical properties of the materials [2]-[5]. Many considerable efforts have been devoted to understand and prevent the occurrence of these. Further improvements in structural and optical quality of NWs can be achieved by optimizing the quality of the buffer layer with the method of two-step growth. This method was developed by Joyce et. al in 2015 [3] by using two methods of temperature growth. This method is performed with the initial growth using high temperatures for the NWs nucleation and subsequent growth with low temperatures for NWs growth. It is possible to optimize the quality of the buffer layer and reduce the structural and optical defect in GaAs NWs [33].

1.4 Objectives

This scientific work focuses on a few main objectives:-

- 1) To grown GaAs NWs using a single buffer layer technique for surface roughness optimization.
- 2) To determine the effect of buffer layer thickness and growth temperature on the overall properties of deposited GaAs NWs.
- 3) To characterize the structural and optical properties of the grown GaAs NWs.

1.5 Scope of Study

In this work, a single GaAs buffer layer has been used as a mid layer between GaAs NWs and Si (111) substrate. The buffer layer thickness in the range of 10 nm to 110 nm, which could be adjusted by deposition time is used in order to investigate the influence of buffer layer thickness to the roughness of the surface morphology. Therefore, achieving the desired thickness of the buffer layer with good morphological is very important with annealing temperature range 510 °C to 630 °C will be studied in this research. The effect of the growth temperature ranged from 570 °C to 690 °C to the morphology of GaAs NWs has explored as well as the structural and optical properties of NWs. The morphology samples were characterized by using Field Emission Scanning Electron Microscopy (FESEM) at high magnification. The rough surface of the buffer layer was characterized by Atomic Force Microscopy (AFM). The characterization of structural and optical properties of GaAs NWs was investigated as a function of growth temperature using X-ray diffraction (XRD), Energy dispersive X-ray spectroscopy (EDX), UV-Vis and Photoluminescence (PL). These results set some basis for optimized development to achieve a good surface quality of GaAs buffer layer on Si substrates by RF magnetron sputtering technique.

1.6 Significances of Study

This study is essentially vital to clarify the techniques and mechanisms of GaAs NWs growth on Si by magnetron RF sputtering as one of the alternative routes to the integration of III-V. In addition, a growth temperature range from 570 °C to 690 °C with (70±5) W of RF power is set to study the effects of growth parameter on the structural and optical properties of GaAs NWs. Hence, a straightforward and practical approach to producing III-V NWs through RF sputtering systems is exceedingly anticipated.

REFERENCES

1. Suresh, S., “Semiconductor Nanomaterials , Methods and Applications : A Review.” *Nanosci. Nanotechnol.* 2013, 3, 62–74.
2. Joyce, H.J., Gao, Q., Tan, H.H., Jagadish, C., “III – V semiconductor nanowires for optoelectronic device applications.” *Prog. Quantum Electron.* 2011, 35, 23–75.
3. Zhang, Y., Wu, J., Aagesen, M., Liu, H., “III – V nanowires and nanowire optoelectronic devices.” *J. Phys. D. Appl. Phys.* 2015, 48, 463001 (29pp).
4. James E. Morris, Iniewski, K., “Nanoelectronic Device Applications Handbook,” Taylor & Francis Group, 2013.
5. Wang, C., Hong, Y., Ko, Z., Su, Y., Huang, J., “Electrical and Optical Properties of Au-Catalyzed GaAs Nanowires Grown on Si (111) Substrate by Molecular Beam Epitaxy.” *Nanoscale Res. Lett.* 2017.
6. Alcotte, R., Martin, M., Moeyaert, J., Cipro, R., “Epitaxial growth of antiphase boundary free GaAs layer on 300 mm Si (001) substrate by metalorganic chemical vapour deposition with high mobility.” *APL Mater.* 2016, 46101.
7. Matteini, F., Dubrovskii, V.G., Ruffer, D., Fontana, Y., Morral, A.F.I., “Tailoring the diameter and density of self- catalyzed GaAs nanowires on silicon.” *Nanotechnology* 2015, 26, 105603.
8. Ishiwara, H., Hoshino, T., Katahama, H., “Formation of strain-free GaAs-on-Si structures under ultrahigh pressure.” *Mater. Chem. Phys.* 40 1995, 40, 225–229.
9. Matteini, F., “Growth of GaAs Nanowires on Si (111) for Photovoltaic Applications.” 2016.
10. Tomioka, K., Fukui, T., “Recent progress in integration of III – V nanowire transistors on Si substrate by selective-area growth.” *J. Phys. D Appl. Phys. Pap.* 2014, 47, 394001.
11. Matyi, R.J., Duncan, W.M., Shichijo, H., Tsai, H.L., “Effect of annealing atmosphere in the properties of GaAs layers deposited by sputtering

- techniques on Si substrates.” *J Mater Sci Mater Electron* 2014, 25, 134–139.
12. Buttard, D., Oelher, F., David, T., “Gold colloidal nanoparticle electrodeposition on a silicon surface in a uniform electric field.” *Nanoscale Res. Lett.* 2011, 2011, 6, 1–8.
 13. Haggrén, T., “Nanowire Technology for Optoelectronic Applications.” Aalto University, 2012.
 14. Gopalakrishnan, N., Baskar, K., Kawanami, H., Sakata, I., “Effects of the low temperature grown buffer layer thickness on the growth of GaAs on Si by MBE.” *J. Cryst. Growth* 2003, 250, 29–33.
 15. Xu, X., Li, Y., Parizi, K.B., Huo, Y., “GaAs buffer layer technique for vertical nanowire growth on Si substrate GaAs buffer layer technique for vertical nanowire growth on Si substrate.” *Appl. Phys. Lett.* 2014, 83113, 1–5.
 16. Huang, H., Ren, X., Ye, X., Guo, J., “Growth of Stacking-Faults-Free Zinc Blende GaAs Nanowires on Si Substrate by Using AlGaAs / GaAs Buffer Layers.” *Nano Lett.* 2010, 10, 64–68.
 17. Wu, P., Gao, F., Li, G., “Effects of buffer layer thickness on the surface roughness of In_{0.3}Ga_{0.7}As thin films: A phase-field simulation.” *J. Mater. Res.* 2013, 28, 3218–3225.
 18. Convey, D., “Critical Thickness Investigation of MBE-grown GaInAs / GaAs and GaAsSb / GaAs Heterostructures” n.d., 1–21.
 19. Von, V., “Growth and Structural Characterization of III-V Semiconductor Nanowires.” 2015.
 20. Dubrovskii, V.G., Soshnikov, I.P., Sibirev, N. V, Cirlin, G.E., Ustinov, V.M., “Growth of GaAs nanoscale whiskers by magnetron sputtering deposition.” *J. Cryst. Growth* 2006, 289, 31–36.
 21. Soshnikov, I.P., Dubrovskii, V.G., Sibirev, N. V, Barchenko, V.T., “Growth of GaAs Nanowhisker Arrays by Magnetron Sputtering on Si (111) Substrates.” *Tech. Phys. Lett.* 2006, 32, 520–522.
 22. Soshnikov, I.P., Dubrovski, V.G., Veretekha, A. V, Gladyshev, A.G., Ustinov, V.M., “Formation of GaAs Nanowhisker Arrays by Magnetron.” *Phys. Solid State* 2006, 48, 786–791.
 23. Sudip Kumar Sahar, “Different Approaches to Improve Metamorphic Buffer Layers Grown on a GaAs Substrate Different Approaches to Improve

- Metamorphic Buffer Layers Grown on a GaAs Substrate.” Bangladesh University of Engineering and Technology, 2009.
24. Nikolaus Andrew Christopher Jewell, “Reactive Magnetron Sputtering as A Growth Alternative for Gallium Nitride Nanowires.” 2014.
 25. Jain, N., “Heterogeneous Integration of III-V Multijunction Solar Cells on Si Substrate : Cell Design & Modeling , Epitaxial Growth & Fabrication.” 2015.
 26. Kang, J.H., Gao, Q., Joyce, H.J., Tan, H.H., “Novel growth and properties of GaAs nanowires on Si substrates.” *Nanotechnology* 2010, 21.
 27. Kumada, T., Ohtsuka, M., Fukuyama, H., “Influence of substrate temperature on the crystalline quality of AlN layers deposited by RF reactive magnetron sputtering.” *AIP Adv.* 2015, 5, 0–12.
 28. Zou, J., “Effect of high temperature post-annealing on sidewalls of GaAs NWs grown by MOCVD.” *IEEE* 2010, 51–52.
 29. Harmand, J.C., Tchernycheva, M., Patriarche, G., Travers, L., “GaAs nanowires formed by Au-assisted molecular beam epitaxy : Effect of growth temperature.” *J. Cryst. Growth* 2007, 302, 853–856.
 30. Nomura, T., Wakatuki, K., Miyao, M., Hagino, M., “Characterization of the GaAs Buffer Layer Grown on Gap by MBE for the Two-Step Growth Method.” *Appl. Surf. Sci.* n.d., 42, 512–515.
 31. Boronat, A., Silvestre, S., Castañer, L., “Optical and compositional characterization of GaAs (Ti) thin fi lms deposited by R . F . magnetron sputtering.” *J. Non-Crystalline Solids J.* 2013, 359, 21–26.
 32. Dubrovskii, V.G., Cirilin, G.E., Soshnikov, I.P., Tonkikh, A.A., “Diffusion-induced growth of GaAs nanowhiskers during molecular beam epitaxy: Theory and experiment.” *Phys. Rev. B* 2005, 71, 5–7.
 33. Lee, J., Montoya, J., Singh, B., Tanasa, C., “Real Semiconductor Project GaAs,” 2001.
 34. Hubmann, J., “GaAs Nanowires: Epitaxy, Crystal Structure-Related Properties and Magnetic Heterostructures.” Universität Regensburg, 2015.
 35. Subramaniam, A., “Critical thickness of equilibrium epitaxial thin films using finite element method.” *J. Appl. Phys.* 2004, 95, 8472–8474.
 36. Dong, L., Schnitker, J., Smith, R.W., Srolovitz, D.J., “Stress relaxation and misfit dislocation nucleation in the growth of misfitting films : A molecular

- dynamics simulation study.” *J. Appl. Phys.* 1998, 83, 217–227.
37. Joyce, H.J., Kim, Y., Jackson, H.E., Kang, J., *IEEE*, 2010.
 38. Panish, M.B., “Ternary Condensed Phase Systems of Gallium and Arsenic with Group IB Elements.” *J. Electrochem. Soc. Solid State Sci.* 1967, 114, 516–521.
 39. Minutillo, N.G., “The Growth and Characterization of Gallium Arsenide Nanowire Structures by Metal Organic Chemical Vapor Deposition.” 2014.
 40. Chen, B., Fu, X., Tang, J., Lysevych, M., “Dynamics and control of gold-encapped gallium arsenide nanowires imaged by 4D electron microscopy.” *Appl. Phys. Sci.* 2017, 114, 12876–12881.
 41. Hobbs, R.G., Petkov, N., Holmes, J.D., “Semiconductor Nanowire Fabrication by Bottom-Up and Top-Down Paradigms.” *Chem. Mater.* 2012, 24, 1975–1991.
 42. Kelly, P.J., Arnell, R.D., “Magnetron sputtering: a review of recent developments and applications.” *Vacuum* 2000, 56, 159–172.
 43. Xin, G., “Investigation of Morphology and Composition of Cu₂ZnSnS₄ Thin Films Prepared By Pulsed Laser Deposition.” 2017.
 44. Novikov, B. V, Filosofov, N.G., Shtrom, I. V, Talalaev, V.G., “Photoluminescence properties of GaAs nanowire ensembles with zinblende and wurtzite crystal structure.” *Phys. Status Solidi* 2010, 177, 175–177.
 45. Johannessen, A., Johannessen, E., “Photoluminescence Characterisation of GaAs / AlGaAs Structures Designed for Microwave and Terahertz Detectors.” *J. Phys.* 2011, 51, 330–334.
 46. Clark, S.P.R., Ahirwar, P., Jaeckel, F.T., Hains, C.P., Albrecht, A.R., “Growth and thermal conductivity analysis of polycrystalline GaAs on chemical vapor deposition diamond for use in thermal management of high-power semiconductor lasers.” *J. Vac. Sci. Technol. B* 29, 2011, 29.
 47. Wolden, E.H., “Optical and Electrical Studies of GaAs Nanowire Arrays on Si Substrates.” 2015.
 48. Silicon, H.O., “Cleaning Procedures for Silicon Wafers” n.d., 2–5.
 49. By, P., in: *Nanowires - Fundam. Res.*, 2011, p. 552.
 50. Zhang, Y., “The Effect of Surface Roughness Parameters on Contact and Wettability of Solid Surfaces.” Iowa State University, 2007.

51. Doerk, G.S., “Synthesis, Characterization, and Integration of Silicon Nanowires for Nanosystems Technology.” University of California, 2010.
52. Oliveira, R.R.L. De, Albuquerque, D.A.C., Cruz, T.G.S., in: *At. Force Microsc. – Imaging, Meas. Manip. Surfaces At. Scale*, 2012, p. 256.
53. Rudolph, A., “MBE Growth of GaAs Nanowires and Nanowire Heterostructures.” 2012.
54. Persson, A.N.N.I., Larsson, M.W., Stenström, S., Ohlsson, B.J., “Solid-phase diffusion mechanism for GaAs nanowire growth.” *Nat. Mater.* 2004, 677–681.
55. Han, N., Wang, Y., Yang, Z., Yip, S., “Controllable III–V nanowire growth via catalyst epitaxy.” *J. Mater. Chem. C* 2017.
56. Goyal, R.K., “Nanomaterials and Nanocomposites,” Taylor & Francis Group, 2018.
57. Kurata, M., Kim, S.S., Jr, T.H.S., Gao, M.C., “Phase diagrams for understanding gold- seeded growth of GaAs and InAs nanowires.” *J. Phys. D. Appl. Phys.* 2017, 50, 134002.