# Characterization of 50 nm MOSFET with dielectric pocket

Zul Atfyi Fauzan M. N., Ismail Saad and Razali Ismail

Department of Microelectronic and Computer Engineering, Faculty of Electrical Engineering, Universiti Teknologi Malaysia, 81310 Skudai, Johor, Malaysia

(Received 6 December 2006)

Characterization of a metal-oxide-semiconductor field effect transistor incorporating dielectric pocket (DP) for suppression of short-channel effect (SCE) is demonstrated by using 2D numerical simulation. An analysis of 120 nm and 50 nm channel length (Lg) with DP incorporated between the channel and source/drain has been done successfully. The DP has suppressed short channel effect (SCE) without the needs of increasing the channel doping profile. With uniform doping of  $10^{17}~\rm cm^{-3}$  and  $10^{20}~\rm cm^{-3}$  for channel and source/drain region respectively, a reduction of 2.5 decades of leakage current ( $I_{\rm OFF}$ ) was obtained in MOSFET with DP without altering the drive current ( $I_{\rm ON}$ ) for 120 nm channel length. A very low leakage current of 0.002 pA/µm is obtained for DP device with drain voltage ( $V_{\rm DS}$ ) of 0.1 V and increase to 18 pA/µm with  $V_{\rm DS}=1.0{\rm V}$  for 120 nm Lg. This obtained with drive current of 0.5 mA and 5 mA respectively. Meanwhile, with  $L_{\rm g}=50~\rm nm$ , 700 nA/µm leakage current and 1 mA/µm drive current was observed. With the same doping profiles, a reduction of 1.4 decades of  $I_{\rm OFF}$  was shown by the incorporation of DP for  $L_{\rm g}=50~\rm nm$ . Thus, the incorporation of DP will enhance the electrical performance and give a very good control of the SCE for scaling the MOSFET in nanometer regime for future development of nanoelectronics product.

#### I. INTRODUCTION

MOSFETs device have been scaled down aggressively over the past few decades in order to achieve increased circuit density (more circuit functions in a given silicon area) and higher performance (higher switching speed, lower power dissipation, etc). However, continued scaling faces challenges such as lithography, doping fluctuations and short channel effects (SCE) [1]. Recently, in deep submicron CMOS technology, pocket implementation [2-9] appears to be a commonly used strategy for suppressing SCE. However, many problems such as increased of the body factor and junction capacitance as well as junction leakage current [10]. In addition, high channel doping increases the avalanche breakdown at the drain/substrate junction. The incorporation of an oxide layer (called dielectric pocket) between source/drain and body suppressed SCE and allows the threshold voltage and the performance of the device to be optimized [11]. Unfortunately, the study on incorporation of DP was only made with the gate length down to 120 nm.

In this paper, characterization of a metal-oxide-semiconductor field effect transistor incorporating dielectric pocket (DP) for suppression of short-channel effect (SCE) is demonstrated by using 2D numerical simulation. An analysis of 120 nm and 50 nm channel length ( $L_g$ ) with DP incorporated between the channel and source/drain has been done successfully. The DP has suppressed short channel effect (SCE) without the needs of increasing the channel doping profile. With uniform doping of  $10^{17}~\rm cm^{-3}$  and  $10^{20}~\rm cm^{-3}$  for channel and source/drain region respectively, a reduction of 2.5

decades of leakage current (IOFF) was obtained in MOSFET with DP without altering the drive current (I<sub>ON</sub>) for 120 nm channel length. A very low leakage current of 0.002 pA/µm is obtained for DP device with drain voltage ( $V_{DS}$ ) of 0.1 V and increase to 18 pA/ $\mu m$ with  $V_{DS} = 1.0 \text{ V}$  for 120 nm Lg. This obtained with drive current of 0.5 mA and 5 mA respectively. Meanwhile, with  $L_g = 50$  nm, 700 nA/ $\mu$ m leakage current and 1 mA/µm drive current was observed. With the same doping profiles, a reduction of 1.4 decades of I<sub>OFF</sub> was shown by the incorporation of DP for  $L_g = 50$  nm. Thus, the incorporation of DP will enhance the electrical performance and give a very good control of the SCE for scaling the MOSFET in nanometer regime for future development of nanoelectronics product.

## II. DEVICE STRUCTURE AND MODELING

The device structure is design and simulated using SILVACO (ATLAS) software package. Fig. 1 shows the simulated device structure with all the dimension of respective region is explicitly shown. The device consists of a silicon semiconductor substrate with uniform boron doping of  $10^{17}~\rm cm^{-3}$  on which a thin layer of insulting oxide (SiO<sub>2</sub>) of thickness  $t_{\rm ox}=2~\rm nm$  is grown. A conducting layer called the polysilicon gate electrode is deposited on top of the oxide. The gate is heavily doped with phosphorus of  $10^{20}~\rm cm^{-3}$ . Two heavily phosphorus doped of  $10^{20}~\rm cm^{-3}$  regions with depth  $X_j=100~\rm nm$ , called the source and the drain are formed in the substrate on either side of the gate. The

source and the drain regions overlap slightly with the gate. The channel length region of 50 nm and 120 nm are designed for an analysis of their characteristics. The height and width of the dielectric pockets are 70 nm and 20 nm, respectively. A heavily dense mesh is needed in critical regions such as channel, DP area and gate oxide for accurate characterization of the device.

The inversion layer mobility model from Lombardi [12] was employed for its dependency on the transverse field (i.e. field in the direction perpendicular E<sub>1</sub> to the Si/SiO<sub>2</sub> interface of the MOSFET) and through velocity saturation at high longitudinal field (i.e. field in the direction from source-to drain parallel E to the Si/SiO<sub>2</sub> interface) combined with SRH (Shockley-Read-Hall Recombination) with fixed carrier lifetimes models [12]. This recombination model was selected since its take into account the phonon transitions effect due to the presence of a trap (or defect) within the forbidden gap of the semiconductor. An interface fixed oxide charge of  $3 \times 10^{10}$  Coulomb is assumed with the used of n-type Polysilicon gate contact for the device. The Drift-Diffusion transport [12] model with simplified Boltzmann carrier statistics [12] is employed for numerical computation of the design device.

#### II. ELECTRICAL CHARACTERIZATION

The combination of Gummel and Newton numerical methods [12] was employed for a better initial guess in

solving quantities for obtaining a convergence of the device structure. Figs. 2 and 3 show the current-voltage ( $I_D-V_{GS}$ ) characteristics and subthreshold curves for NMOS device of channel length  $L_g=50$  nm with the comparison between with and without DP. In Fig. 2, the  $V_T$  is increased in magnitude with an incorporation of DP. As summarized in Table I, with  $L_g=50$  nm and  $V_{DS}=0.1\ V$ ,  $V_T$  is increase to  $-0.17\ V$  while  $V_T$  increase to  $-0.63\ V$  when  $V_{DS}=1.0\ V$ . The lower value of  $V_T$  was obtained due to the lower body or channel doping of  $10^{17}\ cm^{-3}$  and high S/D doping of  $10^{20}\ cm^{-3}$ . Thus, the channel was created with the small value of  $V_{GS}$ . With the DP existed between S/D regions, the SCE is controllable and the device was behaving more to NMOS rather than PMOS for channel length of 50 nm.

In the off-state operation mode the transistor show a drain leakage current  $I_{OFF}$  which is independent of the gate voltage, but increases with increasing drain voltage as depicted in Fig. 3. With DP incorporation, a very low off-state leakage current  $I_{OFF}=6.74\times10^{-7}~A/\mu m$  and good drive current  $I_{ON}$  of  $9.82\times10^{-4}~A/\mu m$  taken at  $V_{DS}=0.1~V$  was explicitly shown. Its increase to  $9.98\times10^{-5}~A/\mu m$  in  $I_{OFF}$  and  $4.8\times10^{-3}$  in  $I_{ON}$  when taken at  $V_{DS}=1.0~V$ . Thanks to dielectric pockets, the off-state current can be significantly reduced by 0.5 decades for  $V_{DS}=1.0~V$  and increases to 1.4 decades for  $V_{DS}=0.1~V$ . The reduction in the SCEs in the devices with dielectric pockets explains the difference in the threshold voltages of measured short-channel devices.




FIG. 1. Schematic structure of NMOS device with dielectric pocket.




FIG. 2. Current-voltage ( $I_D$  vs  $V_{GS}$ ) characteristic of NMOS incorporating DP with  $L_g = 50$  nm.




FIG. 3. Subthreshold curves of  $\,$  NMOS incorporating DP with  $L_g$  = 50 nm.

**TABLE I.** Characterization of NMOS incorporating DP with  $L_{\rm g} = 50\ \text{nm}.$ 


| NMOS       | $L_{\rm g}$ | $V_{DS}$ | $\mathbf{V_{T}}$ | $I_{OFF}$ | $I_{ON}$ |
|------------|-------------|----------|------------------|-----------|----------|
| Without DP | 50 nm       | 0.1      | -0.24            | 2.72e-5   | 1.08e-3  |
| With DP    | 50 nm       | 0.1      | -0.17            | 6.74e-7   | 9.82e-4  |
| Without DP | 50 nm       | 1.0      | -0.92            | 5.59e-4   | 5.25e-3  |
| With DP    | 50 nm       | 1.0      | -0.63            | 9.98e-5   | 4.8e-3   |

## III. DEVICE ANALYSIS

Further analysis on the NMOS incorporating DP was done by comparing between channel length,  $L_{\rm g}=50~\rm nm$  and  $L_{\rm g}=120~\rm nm$  taken at  $V_{\rm DS}=0.1~\rm V.$  By applying the same mobility and recombination model with different channel length, the resulted of current-voltage characteristic (Fig. 4) and subthreshold characteristics (Fig. 5) of NMOS incorporating DP is summarized in Table II. With  $V_{\rm DS}=0.1~\rm V,~V_{\rm T}$  is increase to  $-0.17~\rm V$  when  $L_{\rm g}=50~\rm nm$  while  $V_{\rm T}$  increase to  $-0.06~\rm V$  when  $L_{\rm g}=120~\rm nm.$  The incorporation of DP is observed more critically needed for 50 nm compared to 120 nm MOSFETs. In other words, for scaling the channel length beyond the nanometer regime, the DP is essential for controlling the aggravated of SCE and setting properly the  $V_{\rm T}$  with lower channel doping [13].

Fig. 5 shows a subthreshold characteristics of NMOS incorporating DP with  $L_{\rm g}=50~\text{nm}$  and 120 nm

taken at  $V_{DS} = 0.1$  V. A low off-state leakage current was observed for both cases with the incorporation of DP. However, a reduction of 1.4 decades was observed for 50 nm device and increased to 2.5 decades for 120 nm as compared to non DP device. Even though the reduction is more severe for 120 nm device, the reduction of 1.4 decades in 50 nm device is consider high enough since as the gate length reduce the SCE is aggravated and the reversed biased drain-substrate diode current is increased (the origin of leakage current I<sub>OFF</sub>). Consequently, with the lower doping levels, the mobility of electrons and holes is also increased and finally the leakage currents increase sharply. This phenomenon is observed critically for deep submicron device. Therefore, with the incorporation of DP between source and drain regions, the carriers mobility can be decreased so as the decreased of leakage currents.



 $\textbf{FIG. 4.} \ \, \text{Current-voltage} \ \, (I_D \ vs \ V_{GS}) \ \, \text{characteristic of NMOS incorporating DP with} \ \, L_g = 50 \ \, \text{nm} \ \, \text{and} \ \, 120 \ \, \text{nm} \ \, \text{taken at} \ \, V_{DS} \ \, 0.1 \ \, V_{DS} \ \, \text{ole of NMOS incorporating DP with} \ \, L_g = 50 \ \, \text{nm} \ \, \text{and} \ \, 120 \ \, \text{nm} \ \, \text{taken at} \ \, V_{DS} \ \, 0.1 \ \, V_{DS} \ \, \text{ole of NMOS incorporating DP with} \ \, L_g = 50 \ \, \text{nm} \ \, \text{and} \ \, 120 \ \, \text{nm} \ \, \text{taken at} \ \, V_{DS} \ \, 0.1 \ \, V_{DS} \ \, \text{ole of NMOS incorporating DP with} \ \, L_g = 50 \ \, \text{nm} \ \, \text{and} \ \, 120 \ \, \text{nm} \ \, \text{taken at} \ \, V_{DS} \ \, \text{ole of NMOS incorporating DP with} \ \, V$ 

**TABLE II.** Characterization of NMOS incorporating DP with  $L_{\rm g}$  50 nm and 120 nm taken at  $V_{\rm DS} = 0.1~{\rm V}$ .

| NMOS       | $L_{\rm g}$ | $V_{DS}$ | $\mathbf{V}_{\mathrm{T}}$ | I <sub>OFF</sub> | I <sub>ON</sub> |
|------------|-------------|----------|---------------------------|------------------|-----------------|
| Without DP | 50 nm       | 0.1      | -0.24                     | 2.72e-5          | 1.08e-3         |
| With DP    | 50 nm       | 0.1      | -0.17                     | 6.74e-7          | 9.82e-4         |
| Without DP | 120 nm      | 0.1      | -0.08                     | 7.71e-13         | 8.03e-4         |
| With DP    | 120 nm      | 0.1      | -0.06                     | 1.76e-15         | 6.67e-4         |




FIG. 5. Subthreshold curves of NMOS incorporating DP with  $L_g = 50$  nm and 120 nm taken at  $V_{DS}$  0.1 V.

## IV. CONCLUSIONS

For the first time the analysis of a 50 nm MOSFET with DP incorporated between source and drain regions has been successfully done using commercial ATLAS TCAD tools. By employing the inversion layer mobility model from Lombardi combined with SRH (Shockley-Read-Hall Recombination) with fixed carrier lifetimes models; a detailed investigation on the MOSFET with DP performance was successfully done. The DP has suppressed short channel effect (SCE) without the needs of increasing the channel doping profile. With the gate length of 50 nm, oxide thickness,  $t_{ox}=2$  nm and uniform doping of  $10^{17}$  cm<sup>-3</sup> and  $10^{20}$  cm<sup>-3</sup> for channel and source/drain region respectively, a reduction of leakage current  $I_{OFF}$  from  $2.72 \times 10^{-5}$  to  $6.74 \times 10^{-7}$  A/µm was obtained in MOSFET with DP with a small changes of the drive current compared with non-DP devices. Thus, the off-state current can be significantly reduced by 0.5 decades for  $V_{DS} = 1.0 \text{ V}$  and increases to 1.4 decades for  $V_{DS} = 0.1$  V. However, a reduction of 1.4 decades was observed for 50 nm device and increased to 2.5 decades for 120 nm as compared to non DP device due to aggravated of SCE is and an increased of the reversed biased drain-substrate diode current.

## **REFERENCES**

- [1] S. K. Jayanarayanan, S. Dey, J. P. Donnelly and S. K. Benerjee, "A Novel 50 nm Vertical MOSFET with a Dielectric Pocket", Solid-State Electronics, 50, 897-900 (2006).
- [2] A. Hori, M. Segawa, S. Kameyama and M. Yasuhira, "High-performance dual-gate CMOS

- utilizing a novel self-aligned pocket implantation (SPI) technology", IEEE Trans. Electron Devices, **40(9)**, 1675-1681 (1993).
- [3] K. Goto, M. Kase, Y. Momiyama, H. Kurata, T. Tanaka, M. Deura, Y. Sanbonsugi and T. Sugii, "A study of ultra shallow junction and tilted channel implantation for high performance 0.1 mm pMOSFETs" in *IEDM Tech.Dig.* (1998) pp. 631-634.
- [4] Y. Taur, C. H. Wann and D. J. Frank, "25 nm CMOS design considerations" in *IEDM Tech. Dig.* (1998), pp. 789-792.
- [5] R. Gwoziecki, T. Skotnicki, T. Bouillon and P. Gentil, "Optimization of V roll-off in MOSFETs with advanced channel architecture—Retrograde doping and pockets", *IEEE Trans. Electron Devices*, 46, 1551-1561 (1999).
- [6] R. Gwoziecki and T. Skotnicki, "Smart pockets— Total suppression of roll-off and roll-up," in *Symp. VLSI Technol. Dig.* (1999), pp. 9192.
- [7] C. Caillat, S. Deleonibus, G. Guegan, S. Tedesco, B. Dal'zotto, M. Heitzmann, F. Martin, P. Mur, B. Marchand and F. Balestra, "65 nm physical gate length NMOSFETs with heavy ion implanted pockets and high reliable 2 nm-thick gate oxide for 1.5 V operation", in *Symp. VLSI Technol. Dig.* (1999), pp. 89-90.
- [8] M. Togo, A. Tanabe, A. Furukawa, K. Tokunaga and T. Hashimoto, "A Gate-side air-gap Structure (GAS) to reduce the parasitic capacitance in MOSFETs," in *Symp. VLSI Technol. Dig.* (1996), pp. 38-39.
- [9] T. Skotnicki, M. Jurczak, J. Martins, M. Paoli, B. Tormen, R. Pantel, C. Hernandez, I. Campidelli, E. Josse, G. Ricci and J. Galvier, "Well-controlled,

- selectively under-etched Si/SiGe gates for RF and high performance CMOS", in *Symp. VLSI Technol. Dig.* (2000), pp. 156-157.
- [10] H. Hwang, D. -H. Lee and J. M. Hwang, "Degradation of MOSFETs drive current due to halo ion implantation", in *IEDM Tech. Dig.* (1996), pp. 567-570.
- [11] M. Jurczak, T. Skotnicki, R. Gwoziecki, M. Paoli, B. Tormen, P. Ribot, D. Dutartre, S. Monfray and J. Galvier, "Dielectric Pockets A New Concept of
- the Junctions for Deca-Nanometric CMOS Devices", IEEE Trans. Electron Devices, **48**, 1770-1774 (2001).
- [12] Silvaco International, "ATLAS user Manual DEVICE SIMULATION SOFTWARE".
- [13] Ismail Saad and Razali Ismail. "Design and Simulation of 50 nm Vertical Double Gate MOSFET (VDGM)", Proceedings of International Conference on Semiconductor and Electronics, ICSE (2006).