

DIGITAL LOGIC CIRCUIT DESIGN USING ADIABATIC APPROACH

NURUL AISYAH NADIAH BINTI ZAINAL ABIDIN

A thesis submitted in fulfilment of the
requirement for the award of the degree of
Master of Philosophy

Faculty of Electrical Engineering
Universiti Teknologi Malaysia

MAY 2017

To my darling husband and my dear daughter.

ACKNOWLEDGEMENT

I am very grateful to the Allah Almighty for the strength, wisdom, patience, motivation, creativity and ability bestowed upon to complete this project. My sincerest appreciation must be extended to my main supervisor, Prof. Dr. Abu Khari Bin A'ain for his guidelines, ideas, advices, critics and feedbacks from start until end of this research. The most memorable for me was spending hours with him to share vision and thought and I look forward to see him again in near future.

I am very thankful to Universiti Teknologi MARA for the scholarship funded in order to complete my study in this research project.

Furthermore, I would like to express my heartfelt thanks to my beloved husband for his encouragement and moral support that I need most upon completing this project. Last but not least, I am grateful to my parents and all of my family.

Thank you very much and may Allah bless you always.

ABSTRACT

A major challenge for the circuit designers nowadays is to meet the demand for low power, especially those used in portable and wearable devices which have limited energy power supply. The reasons of designing low power consumption circuit are to reduce energy usage and minimize dissipation of heat. Adiabatic technique is an attractive approach to obtain power optimization where some of the charge in capacitance can be recycled instead of being dissipated as heat. In this thesis, a methodology for designing sequential adiabatic circuits employing a single-phase power clock was investigated. Initially, methods to simulate dynamic power were analysed by identifying a better and reliable method to simulate adiabatic dynamic power. In addition, a method to validate the output voltage swing was presented. The relationship between voltage swing and power dissipation was analysed. Then, several adiabatic sequential D flip flops (DFF) designs which make use of combinational adiabatic circuit design based on quasi-adiabatic were proposed and suitable types of alternating current power supply which influence dynamic power were analysed and selected. The functionality and performance of the proposed circuits were compared against other adiabatic and traditional Complimentary Metal-Oxide Semiconductor (CMOS) circuits and verified to function up to 1 GHz operating region. Besides the circuits, the layout of the proposed sequential adiabatic design was also produced. All simulations were carried out using 0.25 μm CMOS technology parameters using Tanner Electronic Design Aided and HSPICE tools. The findings showed that the proposed combinational circuit had less transistor count, lower power dissipation with lower voltage swing as compared to reference adiabatic circuits. Furthermore, the proposed sequential DFF circuit showed 25% less power dissipation compared to traditional CMOS.

ABSTRAK

Cabaran utama bagi pereka bentuk litar pada masa kini adalah untuk memenuhi permintaan reka bentuk yang menggunakan kuasa minimum, terutamanya yang diguna pakai di dalam peranti mudah alih dan boleh pakai yang mempunyai bekalan kuasa bertenaga terhad. Tujuan untuk mereka bentuk litar dengan penggunaan tenaga yang rendah adalah untuk mengurangkan penggunaan tenaga dan pelepasan haba. Teknik adiabatik adalah satu pendekatan yang menarik untuk memperolehi pengoptimuman kuasa yakni sebahagian daripada cas di dalam kapasitor boleh dikitar semula dan bukannya dibebaskan sebagai haba. Dalam tesis ini, metodologi untuk mereka bentuk litar jujukan adiabatik dengan menggunakan bekalan kuasa fasa tunggal telah dikaji. Pertama, kaedah untuk simulasi kuasa dinamik bagi litar adiabatik telah dianalisis untuk mengenal pasti satu kaedah yang lebih baik dan boleh dipercayai untuk simulasi kuasa dinamik bagi litar adiabatik. Selain itu, kaedah untuk mengesahkan ayunan output voltan telah dibentangkan. Hubungan antara ayunan voltan dengan pelepasan kuasa telah dianalisis. Seterusnya, beberapa reka bentuk litar jujukan adiabatik D flip-flop (DFF) yang mengguna pakai reka bentuk litar gabungan adiabatik berdasarkan adiabatik kuasi telah dicadangkan dan jenis bekalan kuasa arus ulang-alik yang sesuai yang mempengaruhi kuasa dinamik telah dianalisis dan dipilih. Fungsi dan prestasi litar yang dicadangkan telah dibandingkan dengan litar adiabatik yang lain dan juga litar Semikonduktor Logam Oksida Pelengkap (CMOS) tradisional yang berupaya beroperasi sehingga 1 GHz. Selain litar, susunan reka bentuk litar jujukan adiabatik yang dicadangkan juga telah dihasilkan. Semua kerja simulasi telah dilakukan dengan menggunakan teknologi 0.25 μm CMOS mengguna pakai alatan Tanner Bantuan Reka Bentuk Elektronik dan HSPICE. Dapatan menunjukkan bahawa litar gabungan yang dicadangkan mempunyai bilangan transistor yang kurang, pelepasan kuasa yang lebih rendah tetapi ayunan voltan yang lebih rendah berbanding litar adiabatik yang dirujuk. Tambahan pula litar jujukan DFF yang dicadangkan menunjukkan 25% pengurangan pelepasan tenaga berbanding dengan reka bentuk CMOS tradisional.

TABLE OF CONTENTS

CHAPTER	TITLE	PAGE
	DECLARATION	ii
	DEDICATION	iii
	ACKNOWLEDGEMENT	iv
	ABSTRACT	v
	ABSTRAK	vi
	TABLE OF CONTENTS	vii
	LIST OF TABLES	xi
	LIST OF FIGURES	xiv
	LIST OF ABBREVIATIONS	xx
	LIST OF SYMBOLS	xxii
	LIST OF APPENDICES	xxiv
1	INTRODUCTION	1
	1.1 Background of The Study	1
	1.2 Problem Statement	2
	1.3 Significance of The Study	5
	1.4 Contributions	6
	1.5 Objective	6
	1.6 Scope of Work	7
	1.7 Structure of Thesis	7

2	LITERATURE REVIEW	9
2.1	Introduction	9
2.2	Source of Power Dissipation	9
2.2.1	Static Power Dissipation	10
2.2.2	Short Circuit Power Dissipation	11
2.2.3	Dynamic Power Dissipation	12
2.3	Dynamic Power Measurement Method	13
2.3.1	Power Meter Simulation	13
2.3.2	HSPICE Simulation	14
2.4	Low Power Design Technique	17
2.4.1	Reduce Supply Voltage	17
2.4.2	Reduce Voltage Swing	18
2.4.3	Reduce Load Capacitance	18
2.4.4	Switching Activity	19
2.4.5	Adiabatic Logic	19
2.5	Basic Operation of Adiabatic Logic	20
2.6	Adiabatic Logic Family	23
2.6.1	Diode Adiabatic Family	23
2.6.2	Transistor Based Adiabatic Family	27
2.7	Previous Adiabatic Work Related to This Work	38
2.8	The Main Reference Circuit Design Used in This Work	43
2.8.1	EEAL	43
2.8.2	Adiabatic Logic [3]	46
2.8.3	Adiabatic Logic [66]	48
2.9	PC for Adiabatic Circuit	51
2.9.1	Overview on PC Operation	51
2.9.2	Types of AC PC	52
2.10	Summary	55

3	METHODOLOGY	56
3.1	Introduction	56
3.2	Design Tools	59
3.3	Validating Output Voltage Swing	62
3.4	Summary	64
4	SIMULATION SETUP	65
4.1	Dynamic Power Dissipation Estimation Method	65
4.1.1	Power Meter Simulation Method	66
4.1.2	HSPICE Simulation Method	68
4.1.3	Reliable Dynamic Power Measurement Method	69
4.2	Evaluation of Adiabatic Circuit's Design Parameter	73
4.2.1	Load Capacitor	73
4.2.2	Width of Transistor	77
4.2.3	Relationship Between Power Supply Frequency and Input Frequency	81
4.3	Summary	85
5	ADIABATIC DESIGN	86
5.1	Combinational Adiabatic Design	86
5.1.1	Proposed Circuit Design.	87
5.1.2	Performance of The Proposed Circuits	95
5.1.3	Proposed Circuit in Combinational Application Design	101
5.2	Sequential Circuit Design	103
5.2.1	Proposed DFF Design	103
5.2.1	Combination of Other Adiabatic Design Style in DFF Design.	110

5.3	Selection of AC PC.	115
5.4	Layout Design of the Proposed DFF.	120
5.5	Post-Layout Simulation Result	122
5.6	Summary	123
6	CONCLUSION AND FUTURE DEVELOPMENT	124
6.1	Conclusion	124
6.2	Future Development	126
	REFERENCES	127
	Appendices A-D	136

LIST OF TABLES

TABLE NO.	TITLE	PAGE
2.1	Summary of adiabatic families reported in previous 7 years (2010-2016).	38
2.2	Power comparison between Adiabatic [66] and traditional CMOS inverter.	50
4.1	Comparison of dynamic power dissipation of traditional CMOS inverter between power meter simulation and calculation methods.	67
4.2	Comparison of dynamic power dissipation of traditional CMOS inverter between HSPICE simulation and calculation methods.	68
4.3	Comparison of dynamic power dissipation of traditional CMOS inverter measured using power meter and HSPICE simulation methods compared to the calculated value.	69
4.4	Output voltage swing of traditional CMOS, Adiabatic [3], Adiabatic [34] and Adiabatic [66] inverters using $C_L = 1 \text{ pF}$, 100 fF and 25 fF .	74
4.5	Output voltage swing of (a) traditional CMOS, (b) Adiabatic [3], (c) Adiabatic [34] and (d) Adiabatic [66] inverters using $W/L = 1, 10, \text{ and } 100$.	79
4.6	Power comparison between traditional CMOS, Adiabatic [3], Adiabatic [34] and Adiabatic [66] inverters between $f_{pc} = 5 f_{in}$ and $10 f_{in}$.	82

4.7	Output voltage swing of traditional CMOS, Adiabatic[3], Adiabatic [34] and Adiabatic [66] inverters between $f_{pc} = 5 f_{in}$ and $10 f_{in}$.	83
5.1	Power saving of the proposed N-type EEAL (a) inverter, (b) NAND and (c) NOR gates compared to Adiabatic [34].	93
5.2	Output voltage swing of Adiabatic [34] and the proposed N-type EEAL (a) inverter, (b) NAND and (c) NOR gates.	93
5.3	Power saving of Adiabatic [3], Adiabatic [34], Adiabatic [66] and the proposed N-type EEAL (a) inverter, (b) NAND and (c) NOR gates compared to the traditional CMOS design.	98
5.4	Output voltage swing of traditional CMOS, Adiabatic [3], Adiabatic [34], Adiabatic [66] and the proposed N-type EEAL (a) inverter, (b) NAND and (c) NOR gates.	99
5.5	Power saving of Adiabatic [3], Adiabatic [34], Adiabatic [66] and the proposed N-type EEAL in 2-to-4 decoder designs compared to the traditional CMOS design.	102
5.6	Output voltage swing of Adiabatic [3], Adiabatic [34], Adiabatic [66] and the proposed N-type EEAL in 2-to-4 decoder designs compared to the traditional CMOS design.	102
5.7	Adiabatic inverter, NAND, and NOR gates designs with the lowest dynamic power at selected operating frequency.	104
5.8	Power saving of the proposed adiabatic DFF designs compared to the traditional CMOS DFF with colour code.	108
5.9	Output voltage swing of traditional CMOS and the proposed adiabatic DFF designs.	108
5.10	Power saving of the proposed Design 6, the proposed Design 7, and the proposed Design 8 in DFF designs compared to the proposed Design 2 DFF.	113

5.11	Output voltage swing and maximum operating frequency of the proposed Design 2, the proposed Design 6, the proposed Design 7, and the proposed Design 8 in DFF designs.	113
5.12	Power comparison of the proposed DFF Design 8 using sinusoidal PC, triangular PC and trapezoidal PC compared to the traditional CMOS DFF.	118
5.13	Output voltage swing and maximum operating frequency of the proposed Design 8 DFF using sinusoidal PC, triangular PC and trapezoidal PC.	118
5.14	Power efficiency of the proposed Design 8 DFF compared to the traditional CMOS DFF.	122
B.1	Output voltage swing of Adiabatic [3], Adiabatic [34], and Adiabatic [66] inverters using $f_{pc} = 5 f_{in}$, $10 f_{in}$ and $50 f_{in}$.	137
B.2	Power saving of (a) Adiabatic [3], (b) Adiabatic [34], and (c) Adiabatic [66] inverters using $f_{pc} = 5 f_{in}$, $10 f_{in}$ and $50 f_{in}$. over traditional CMOS inverter.	138
C.1	Output voltage swing of DFF Design 2, Design 6, Design 7 and Design 8 using $C_L = 25$ fF and 10 fF, and (a) $W/L = 100$ and (b) $W/L = 10$.	139
C.2	Power dissipation of DFF Design 2, Design 6, Design 7 and Design 8 using $C_L = 25$ fF and 10 fF, and (a) $W/L = 100$ and (b) $W/L = 10$.	140

LIST OF FIGURES

FIGURE NO.	TITLE	PAGE
2.1	Power meter circuit used for the simulation of dynamic power dissipation of an arbitrary device or circuit.	13
2.2	Schematic circuit setup to measure static power (a) low output (b) high output [28].	15
2.3	Short circuit current and timing diagram of (a) high-to-low short circuit energy and (b) low-to-high short circuit energy.	16
2.4	Traditional CMOS switching.	20
2.5	Adiabatic switching.	21
2.6	Adiabatic dynamic CMOS logic (ADCL).	24
2.7	(a) 2PADCL circuit and (b) two phase PC waveform.	25
2.8	PAL inverter.	28
2.9	A 4-stage cascade of PAL inverters.	29
2.10	Waveform of cascaded PAL, use two PCs (PC and /PC).	29
2.11	Basic PFAL circuit and four phase trapezoidal PC waveform.	30
2.12	Inverter of (a) APFAL and (b) PFAL.	32
2.13	General schematic of ECRL logic.	33
2.14	General schematic of 2N-2N2P logic.	34

2.15	CAL (a) schematic diagram and (b) single phase PC and auxiliary clock waveforms.	35
2.16	Cascaded CAL (a) Schematic diagram and (b) PC and auxiliary waveforms.	36
2.17	A cascade of (a) CAL circuit and (b) improved CAL circuit.	37
2.18	EEAL (a) inverter and (b) sequential DFF circuits.	44
2.19	Output waveform of EEAL D Flip-Flop at 100 MHz with a load 25 fF at the output nodes.	45
2.20	Comparison of energy consumption per cycle of EEAL, CAL, 2N2N2P and traditional CMOS logic based decimal up counter.	45
2.21	Adiabatic [3] (a) inverter (b) NAND and (c) NOR gates.	46
2.22	Power comparisons of Adiabatic [3], ECRL, 2N2N2P, and PFAL of (a) 8:1 multiplexer and (b) 1:8 demultiplexer.	47
2.23	Schematic diagrams of (a) Traditional CMOS inverter, (b) Adiabatic [66] inverter, (c) Adiabatic [66] NAND and (d) Adiabatic [66] NOR gates.	48
2.24	Output of Adiabatic [66] inverter at 20 KHz operating frequency.	50
2.25	Sinusoidal PC.	52
2.26	Trapezoidal PC.	53
2.27	Triangular PC.	54
3.1	Flow chart of the research methodology.	58
3.2	S-Edit simulation tool.	59
3.3	T-SPICE simulation tool.	60
3.4	HSPICE simulation tool.	60
3.5	L-Edit simulation tool.	61

3.6	LVS simulation tool.	61
3.7	Validation of output voltage swing.	62
3.8	Transient outputs of adiabatic [66] inverter, $v(\text{out}')$ and output of subsequent inverter, $v(\text{out})$ at 20 MHz.	63
3.9	Transient outputs of P-type EEAL inverter, $v(\text{out}')$ and output of subsequent inverter, $v(\text{out})$ at 20 MHz.	63
4.1	Power meter simulation setup for traditional CMOS inverter.	66
4.2	Comparison of dynamic power dissipation between traditional CMOS, Adiabatic [3] and Adiabatic [66] inverters by using: (a) power meter simulation method and (b) HSPICE simulation method.	71
4.3	Transient outputs of traditional CMOS, Adiabatic [3], and Adiabatic [66] inverters at 20 MHz operating frequency.	71
4.4	Comparison of dynamic power dissipation between traditional CMOS, Adiabatic [3] and Adiabatic [66] NAND gates by using: (a) power meter simulation method and (b) HSPICE simulation method.	72
4.5	Transient outputs of traditional CMOS, Adiabatic [3], and Adiabatic [66] NAND gates at 20 MHz operating frequency.	72
4.6	Dynamic power dissipation per cycle of traditional CMOS, Adiabatic [3], Adiabatic [34] and Adiabatic [66] inverters using $C_L = 1$ pF, 100 fF and 25 fF.	75
4.7	Transient outputs of traditional CMOS (out), Adiabatic [3] (out 1), Adiabatic [34] (out 2) and Adiabatic [66] (out 3) inverters using (a) $C_L = 1$ pF, (b) $C_L = 100$ fF and (c) $C_L = 25$ fF at 100 MHz.	76
4.8	Dynamic power dissipation per cycle of traditional CMOS inverter, Adiabatic inverter [3], Adiabatic inverter [34] and Adiabatic inverter [66] using $W/L = 1, 10, \text{ and } 100$.	78

4.9	Transient outputs of traditional CMOS (out), Adiabatic [3] (out1), Adiabatic [34] (out 2) and Adiabatic [66] (out3) inverters using (a) $W/L = 1$, (b) $W/L = 10$, and (c) $W/L = 100$ at 100 MHz.	80
4.10	Dynamic power dissipation per cycle of traditional CMOS, Adiabatic [3], Adiabatic [34] and Adiabatic [66] inverters between $f_{pc} = 5 f_{in}$ and $10 f_{in}$.	82
4.11	Transient outputs of traditional CMOS (Out), Adiabatic [3] (Out1), Adiabatic [34] (Out2) and Adiabatic [66] (Out3) inverters between (a) $f_{pc} = 5 f_{in}$ (b) $f_{pc} = 10 f_{in}$ at 100 MHz.	83
4.12	Transient outputs of traditional CMOS (Out), Adiabatic [3] (Out1), Adiabatic [34] (Out2) and Adiabatic [66] (Out3) inverters using $f_{pc} = 50 f_{in}$ at 100 MHz.	84
5.1	Adiabatic [34] (a) block diagram, (b) design network of NAND, and (c) design network of NOR gates.	87
5.2	Schematic diagrams of (a) Adiabatic [34], and (b) the proposed N-type EEAL inverters.	88
5.3	Schematic diagrams of (a) Adiabatic [34], and (b) the proposed N-type EEAL NAND gates.	89
5.4	Schematic diagrams of (a) Adiabatic [34], and (b) the proposed N-type EEAL NOR gates.	89
5.5	Transient outputs of the proposed N-type EEAL inverter at 100 MHz.	90
5.6	Dynamic power dissipation per cycle of traditional CMOS, Adiabatic [34], and the proposed N-type EEAL: (a) inverter, (b) NAND and (c) NOR gates.	92
5.7	Transient outputs of traditional CMOS (out), Adiabatic [34] (out 2), and the proposed N-type EEAL (out N): (a) inverter, (b) NAND and (c) NOR gates at 100 MHz and 500 MHz.	94

5.8	Dynamic power dissipation per cycle of traditional CMOS, Adiabatic [3], Adiabatic [34], Adiabatic [66] and the proposed N-type EEAL (a) inverter, (b) NAND and (c) NOR gates.	97
5.9	Transient outputs of traditional CMOS (out), Adiabatic [3] (out 1), Adiabatic [34] (out 2), Adiabatic [66] (out 3) and the proposed N-type EEAL (out N) (a) inverter, (b) NAND and (c) NOR gates at 100 MHz and 500 MHz operating frequencies.	100
5.10	Schematic diagram of 2-to-4 decoder circuit.	101
5.11	Schematic diagram of DFF circuit	103
5.12	Transient outputs of traditional CMOS (Q), Design 1 (Q1), Design 2 (Q2), Design 3 (Q3), Design 4 (Q4), and Design 5 (Q5) in DFF designs at 20 KHz.	105
5.13	Dynamic power dissipation per cycle of traditional CMOS and the proposed Design 1, Design 2, Design 4, and Design 5 in DFF designs.	107
5.14	Transient outputs of traditional CMOS (Q) and the proposed Design 1 (Q1), the proposed Design 2 (Q2), and the proposed Design 5 (Q5) in DFF designs at (a) 200 MHz and (b) 800 MHz operating frequencies.	109
5.15	Dynamic power dissipation per cycle of the proposed Design 2, the proposed Design 6, the proposed Design 7, and the proposed Design 8 in DFF designs.	112
5.16	Transient outputs of the proposed Design 2 (Q2), the proposed Design 6 (Q6), the proposed Design 7 (Q7), and the proposed Design 8 (Q8) at (a) 400 MHz and (b) 800 MHz operating frequencies.	114
5.17	Type of PC applied: trapezoidal, sinusoidal and triangular PC.	115
5.18	Dynamic power dissipation per cycle of the proposed DFF Design 8 using sinusoidal PC, triangular PC and trapezoidal PC.	117

5.19	Transient outputs of the proposed DFF Design 8 using sinusoidal PC, triangular PC and trapezoidal PC at (a) 500 MHz and (b) 800 MHz operating frequency.	119
5.20	Layout of the proposed N-type EEAL inverter.	120
5.21	Layout of Adiabatic [34] NAND gate.	121
5.22	Layout of the proposed Design 10 DFF.	121

LIST OF ABBREVIATIONS

2PADCL	-	Two Phase Adiabatic Dynamic CMOS Logic
AC	-	Alternate Current
ADCL	-	Adiabatic Dynamic CMOS Logic
APFAL	-	Asymmetrical Positive Feedback Adiabatic Logic
CAL	-	Clocked Adiabatic Logic
CLK	-	Clock
CX	-	Auxiliary Clock
CMOS	-	Complimentary Metal-Oxide Semiconductor
CPAL	-	Complementary Pass Transistor Adiabatic Logic
DC	-	Direct Current
DFAL	-	Diode Free Adiabatic Logic
DRC	-	Design Check Rule
EACRL	-	Efficient Adiabatic Charge Recovery Logic.
ECRL	-	Efficient Charge Recovery Logic
EDA	-	Electronic Design Aided
EEAL	-	Energy Efficient Adiabatic Logic
LVS	-	Layout Versus Schematic
MECRL	-	Modified Energy Recovery Logic Circuit
MOSFET	-	Metal Oxide Semiconductor Field Effect Transistor
NAND	-	Not AND
NMOS	-	N-Channel MOSFET
NOR	-	Not NOR
PAL	-	Pass-Transistor Adiabatic Logic
PC	-	Power Clock
PFAL	-	Positive Feedback Adiabatic Logic

PMOS	-	P-Channel MOSFET
SAL	-	Subthreshold Adiabatic Logic
SPADL	-	Single Phase Adiabatic Dynamic Logic
SPICE	-	Simulation Program for Integrated Circuits Emphasis
TSEL	-	True Single Phase Energy Recovery Logic
VLSI	-	Very Large Scale Integration
W/L	-	Width to Length

LIST OF SYMBOLS

C	-	Capacitor
C_L	-	Load capacitor
E	-	Energy
$E_{\text{dissipated}}$	-	Dissipated energy
E_{sc}	-	Short circuit energy
E_{stored}	-	Stored energy
E_{total}	-	Total energy
f	-	Frequency
f_{in}	-	Input frequency
f_{pc}	-	Power clock frequency
I_{leakage}	-	Leakage current
I_{source}	-	Current source
I_D	-	Drain current
In	-	Input
k	-	Kilo
L	-	Length of transistor
L_n	-	Length of NMOS transistor
L_p	-	Length of PMOS transistor
M	-	Mega
m	-	Mili
m	-	Metre
Out	-	Output
P	-	Power
P_{dynamic}	-	Dynamic power
P_{leakage}	-	Leakage power

$P_{\text{short-circuit}}$	-	Short circuit power
P_{static}	-	Static power
$P_{\text{subthreshold}}$	-	Subthreshold power
P_{total}	-	Total power
R	-	Resistance
T	-	Time
τ	-	Delay
V_{dd}	-	Supply voltage/drain to drain voltage
V_{GS}	-	Gate to source voltage
V_{th}	-	Threshold voltage
V_{c}	-	Capacitor voltage
V_{tn}	-	Threshold voltage of NMOS transistor
$V_{\text{P}}, V_{\text{PC}}$	-	Power supply
W	-	Width of transistor
W_{n}	-	Width of NMOS transistor
W_{p}	-	Width of PMOS transistor
α	-	Switching activity
β	-	Current gain parameter
Ω	-	Ohm
ΔV_{swing}	-	Different between voltage swing
μ	-	Mobility

LIST OF APPENDICES

APPENDIX	TITLE	PAGE
A	LIST OF PUBLICATIONS	136
B	Output voltage swing and power comparison of Adiabatic [3], [34] and [66] inverters using $f_{pc} = 5 f_{in}$, $10 f_{in}$ and $50 f_{in}$.	137
C	Design 2, Design 6, Design 7 and Design 8 DFFs with different load and dimension of transistor.	139
D	Netlists and LVS of the proposed Design 8 DFF.	141

CHAPTER 1

INTRODUCTION

This chapter provides an introduction of this research which includes the background of the study, problem statement and the motivation for this work. The organization of the thesis is also briefly explained in this chapter.

1.1 Background of The Study

The classical approach to obtain low power design are mostly carried out by reducing supply voltage, decreasing loading capacitance and reducing switching activity to a certain extent. During discharging activity in traditional approach design style, the charge is fully thrown away to the ground and this is actually a waste. One alternative design style known as adiabatic, recycles the charge and leads to less power consumption from the power supply. The adiabatic technique uses alternating current (AC) power supply instead of direct current (DC) power supply and some of the adiabatic techniques even use multiple phases of AC power supply.

This research presents issues and challenges of the adiabatic design approach. At the end of this research, 4 combinational adiabatic circuits which are Inverter, NAND, NOR, and decoder are proposed up to 1 GHz and four D-Flip flop (DFF) adiabatic circuits are proposed up to 800 MHz operating frequency with lower power dissipation and powered up by a single power supply

This research project is focussed on transistor-based quasi-adiabatic design because it has lower power dissipation, simple structure, and no floating output which makes it more efficient compared to fully adiabatic design. The project is based on CMOS 0.25 μm process as the baseline of the process technology in this research. Please kindly note, that the technology chosen for this research does not reflect the latest technology as the main scope of this research is to focus on low power digital logic design. The design tools are Tanner EDA and HSPICE for circuit level design and L-EDIT of Tanner EDA for layout design

1.2 Problem Statement

Adiabatic circuit design method has been around since the 1990s [1][2] to reduce dynamic power dissipation that allows charge to be recycled. However, despite reports of its superiority in dynamic power saving over traditional circuit design, not much progress have been made to place its design style in the mainstream of low power design approach. As a result, it is only found in published papers [3]–[18] but not much in actual daily life applications. Adiabatic circuit has 3 main issues which hinder it to revolutionize the circuit design method.

It has been shown that the dynamic power of adiabatic circuits could be reduced if the charging time is extended. The significance of this fact is that power

consumption for the adiabatic circuit is governed by its operating speed. Thus, it is not surprising to note that almost all of the published works on the adiabatic circuit is limited to several MHz speeds of operation and not many of them even achieve 500 MHz. This is certainly too far behind of the present operating frequency of digital circuit which is in the region of several GHz. Although some of the published papers [3], [15]–[18] have claimed to have achieved in GHz range operating region but there is no evident to prove it. Frequency operation could only be proven in transient response and this is not available in those papers. In fact, it is very rare to find papers which claim the circuit could work at high frequency especially higher than 500 MHz and provide the evidence in transient response. As there is no evident offered in those papers, their claims are not taken serious consideration in this report.

The progress in adiabatic sequential circuit design is even more lagging behind the progress of combinational adiabatic circuit. This could be understood as the operation of sequential circuit is very much dependent on its frequency. As the basic cells of sequential circuit are made of combinational circuits, if there is not much progress in the development of combinational circuits, the progress of sequential circuits would be much worst. Thus, it is not a surprise to note that majority of published works concentrated on combinational circuit which leaves sequential circuit far behind.

The first issue of interest in this research is dynamic power measurement method that has never been properly addressed. The traditional approach of dynamic power measurement technique is carried out by introducing a power simulation meter with a dummy voltage controlled current source in parallel with a capacitor and a resistor. However, this dynamic power measurement method was developed for DC supply voltage. As the supply voltage of the adiabatic circuit is in AC mode rather than DC, there is a need to find out whether the traditional measurement method is still valid and useful in the adiabatic approach.

Another issue which could be looked into is the fact that power dissipation, P is highly dependent on the quadratic effect of the voltage, V as in equation (1.1). Where C is the capacitor and f is the operating frequency.

$$P = CV^2f \quad (1.1)$$

Reducing supply voltage is commonly used to reduce power dissipation. However, reducing supply voltage has been proven to cause performance degradation [9], [19]. The voltage swing of a conventional CMOS digital circuit is normally taken as almost equal to the DC supply voltage. As a result, the dynamic power is directly controlled by the supply voltage. Thus, if the voltage swing is made less than the supply voltage, there is a possibility that the dynamic power could be reduced as well. There is still no known research which studies power dissipation of adiabatic circuit with reduction of its voltage swing.

The third issue is that instead of using DC power supply, adiabatic circuit employs AC power supply which is called power clock (PC). Some of the popular options for PC are sine wave, triangular wave, and trapezoidal wave. Multiphase PCs have also been used in the previous work [4], [10], [13], [20]–[24] but they are not attractive due to the complexity and clock skew management problem. There is also no report on attempts to find out which is the best mode of PC to use which leads to reduction in dynamic power dissipation.

In summary, this research aims to study the following questions:

1. If the voltage swing of adiabatic circuit is reduced, would it help to reduce dynamic power dissipation?
2. What would be a reliable method to measure dynamic power in adiabatic circuit?
3. What would be the best mode of PC for adiabatic circuit which helps reduce dynamic power?

1.3 Significance of The Study

Demand for low dynamic power consumption circuit design technique is always on the rise. The majority of published works are mainly concentrated on adiabatic combinational circuit design [3], [5], [7]–[9], [11]–[14] which leave sequential circuit design far behind. This is due to their power consumption is governed by its operating speed. This research took up this challenge that highlights the limitation on the operating frequency of the adiabatic sequential circuit. This research investigated the low power dissipation method by reducing the voltage swing and explored the relationship of power supply frequency and signal input frequencies which have never been reported before. Several DFF adiabatic designs have been proposed in this research which is able to operate with extended operating frequency with lower dynamic power dissipation. Traditional approaches to measure dynamic power was developed for DC supply. This research verified the measurement methods to ensure they are reliable in the adiabatic circuit as well. The issue of adiabatic's mode of PC is still unresolved and design community has yet to agree on one particular choice. This research project awakens the significance of the PC mode used in low power design.

1.4 Contributions

This research work contributes on low power sequential adiabatic circuit design. Specifically, the contributions of the research are as follow:

1. Power meter simulation method has been identified as a reliable method to measure dynamic power in the adiabatic circuit.
2. Adiabatic inverter, NAND, NOR, and decoder are proposed based on reduced voltage swing which can operate up to 1 GHz.
3. Four adiabatic DFF circuits with low dynamic power dissipation are proposed which can operate up to 800 MHz.
4. Triangular PC mode has been identified as the suitable PC in adiabatic circuit.

1.5 Objectives

This research aims to achieve the following objectives:

1. Design basic combinational adiabatic circuits and use them in DFF circuits with operating frequency up to 800 MHz.
2. Determine which is more reliable to measure dynamic power between the power meter method and HSPICE approach.
3. Determine which is more suitable to be employed as a PC between sine wave, triangular wave, and trapezoidal wave.

1.6 Scope of Work

This research aimed to propose DFF circuit using the adiabatic technique based on quasi-adiabatic with extended operating frequency which includes layout design as well. The circuit is aimed to work in 800 MHz frequency region with acceptable voltage swing to ensure it can drive subsequent circuit. Dynamic power simulation method is also within the scope of this work. This project focussed on a single PC rather than multiple PCs. The scope also includes a comparative study to determine which one is better between sine wave, triangular wave, and trapezoidal signal to give lower dynamic power. The project utilized Tanner EDA and HSPICE for circuit level design and L-EDIT of Tanner EDA for layout design.

1.7 Structure of Thesis

This thesis consists of six chapters. Each chapter discusses the detail of the particular topic in order to provide a good understanding of this research work. The rest of the chapters are as follow.

Chapter 2 discusses the literature review of this research includes the challenges, advantages, and disadvantages of the adiabatic method reported in the previous work. This chapter also analyses low power design techniques, power measurement methods, and type of AC PCs that have been used in previous work.

Chapter 3 details the concept and method used to carry out this research from its initial phase until its completion. The detail includes the flow charts, and the tools used, as well as the description of the validation method.

Chapter 4 explains the simulation setup and examines reliable power measurement method specifically for the adiabatic circuit. The simulation setup includes the choice of suitable adiabatic circuit's design parameters.

Chapter 5 presents and discusses the simulation results of combinational and sequential circuits obtained from this research. The discussion is centred around the comparison between the results obtained with the traditional CMOS design and the reference design. The post-layout analysis of the proposed sequential adiabatic design is presented as well.

Chapter 6 provides the conclusion remark on the overall result and suggestion for future work.

REFERENCES

1. M. Arsalan, *A Comparative Study of Adiabatic Circuit Techniques towards Asynchronous Adiabatic Systems*, Master Thesis. Carleton University Ottawa, Ontario; 2004.
2. W. C. Athas, L. J. Svensson, J. G. Koller, N. Tzartzanis, and E. Y. Chou. Low-Power Digital Systems Based on Adiabatic-Switching Principles, *IEEE Transactions on Very Large Scale integration VLSI Systems*, 1994, Vol. 2, No. 4, Pp. 398–407.
3. S. Konwar, T. B. Singha, S. Roy, and R. H. Vanlalchaka, Adiabatic Logic Based Low Power Multiplexer and Demultiplexer, *International Conference on Computer Communication and Informatics*, ICCCI, 2014, Pp. 1–5.
4. Y. Takahashi, Z. Luo, T. Sekine, N. A. Nayan, and M. Yokoyama, 2PCDAL: Two-Phase Clocking Dual-Rail Adiabatic Logic, *IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS*, 2012, No. 2, Pp. 124–127.
5. N. S. Reddy and P. M. Kannan, Design of 32×32 Barrel Shifter Using Various Adiabatic Techniques for Low Power Applications, *International Journal of Advance Research in Electrical, Electronics and Instrumentation Engineering*, *IJAREEIE*, 2013, Vol. 2, No. 4, Pp. 1518–1525.
6. P. Ojha and C. Rana, Design of Low Power Sequential Circuit by Using Adiabatic Techniques, *International Journal of Intelligent Systems and Applications*, 2015, Vol. 7, No. 8, Pp. 45–50.

7. N. Anuar, Y. Takahashi, and T. Sekine, 4x4-Bit Array Two Phase Clocked Adiabatic Static CMOS Logic Multiplier with New XOR2010 *18th IEEE/IFIP International Conference on VLSI and System-on-Chip*, Madrid, 2010, pp. 364-368.
8. N. Anuar, T. Yasuhiro, and S. Toshikazu, Low-Power 4×4 -Bit Array Two-Phase Clocked Adiabatic Static CMOS Logic Multiplier, *Far East Journal of Electronics and Communications*, 2010, Volume 5, No.1, Pp 1-13.
9. P. Thamarai, B. Karthik, and E. B. Kumaran. Optimizing 2:1 Mux for Low Power Design Using Adiabatic Logic, *Middle-East Journal of Scientific Research*, 2014, Vol. 20, No. 10, Pp. 1322–1326.
10. A. K. Maurya and G. Kumar, Energy Efficient Adiabatic Logic for Low Power VLSI Applications, *International Conference on Communication Systems and Network Technologies, CSNT*, 2011, No. 1, Pp. 460–463.
11. Y. Takahashi, Y. Fukuta, T. Sekine, and M. Yokoyama. 2PADCL: Two Phase Drive Adiabatic Dynamic CMOS Logic, *IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS*, 2006, Pp. 1484–1487.
12. G. Yemiscioglu and P. Lee. 16-Bit Clocked Adiabatic Logic (CAL) Logarithmic Signal Processor, *Midwest Symposium on Circuits and Systems*, 2012, Vol. 9, Pp. 113–116.
13. K. Srinivasarao and G. Kumar. Implementation of Barrel Shifter Using Diode Free Adiabatic Logic (DFAL), *Conference on international Green Computing Communication and Electrical Engineering (ICGCCEE)*, Coimbatore, 2014, Vol. 2, No. I, Pp. 1–5.
14. H. Mahmoodi-Meimand and A. Afzali-Kusha. Low-Power, Low-Noise Adder Design with Pass-Transistor Adiabatic Logic, *The 12th international Conference on Microelectronics*, Tehran, 2000, Pp. 12–15.

15. V.S. Kanchana Bhaaskaran, Asymmetrical Positive Feedback Adiabatic Logic for low power and higher frequency, *International Conference on Advances in Recent Technologies in Communication and Computing, ARTCom, IEEE*, 2010, no. 1, pp. 5–9.
16. T. B. Singha, S. Konwar, S. Roy, and R. H. Vanlalchaka. Power Efficient Priority Encoder and Decoder, *International Conference on Computer Communication and Informatics (ICCCI)*, India, 2014, Pp. 3–7.
17. A. Chaudhuri, M. Saha, M. Bhowmik, and S. N. Pradhan. Implementation of Circuit in Different Adiabatic Logic, *IEEE Sponsored 2nd international Conference on Electronics and Communication System*, 2015, Pp. 353–359.
18. R. K. Yadav, A. K. Rana, S. Chauhan, D. Ranka, and K. Yadav, Four Phase Clocking Rule for Energy Efficient Digital Circuits - An Adiabatic Concept, *2nd international Conference on Computer and Communication Technology, ICCCT-2011*, 2011, Pp. 209–214.
19. P.R. Panda, B. V. Silpa, A. Shrivastava, and K. Gummidipudi, *Power Efficient System Design*. 1st edition, Springer US, 2010.
20. H. Jianping, W. Ynagbo, and L. Hong. *Ultra - Low- Power Adiabatic Flip-Flops and Sequential Circuit Using Three-Phase AC Power Supply*, IEEE, 2003, Pp. 3–6.
21. S. Maheswari, V. A. Barlett, and I. Kale. 4 Phase Resettable Quasi Adiabatic Flip Flops and Sequential Circuit Design, *12th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME)* , 2016, Pp. 1–4.
22. K. Kato, Y. Takahashi and T. Sekine. Two phase clocking subthreshold adiabatic logic, *2014 IEEE international Symposium on Circuits and Systems (ISCAS)*, Melbourne VIC, 2014, pp. 598-601.
23. H. Puri, K. Ghai, K. Gupta, and N. Pandey. A Novel DFAL Based Frequency Divider, *International Conference on Signal Processing and Integrated Networks (SPIN)*; 2014, Vol. 1, Pp. 526–530.

24. Y. Wu, H. Dong, Y. Wang, and J. Hu, Low-Power Adiabatic Sequential Circuits Using Two-Phase Power-Clock Supply, *International Conference on 6th ASIC; 2005*, Vol. 1, Pp. 235–238.
25. E. Amirante, A. Bargagli-Stoffi, J. Fischer, G. Iannaccone, and D. Schmitt-Landsiedel, Variations of The Power Dissipation in Adiabatic Logic Gates, *11th International workshop Power and Timing Modeling, Optimization and Simulation, Yverdon-Les-Bains, Switzerland 2001*, pp. 1–10.
26. W. K. Chen, *The Electrical Engineering Handbook*. Elsevier Academic Pres, 2004.
27. S.-M. Kang and L. Yusuf, *CMOS Digital Integrated Circuits - Analysis and Design*, Second. Mc Graw Hill, 1999.
28. Prof. Jeff Davis, 2007, *Power Estimation in Digital Circuits*. Lecture notes online in Digital Integrated Circuit (ECE4420) at Georgia Institute of Technology, Available from: users.ece.gatech.edu/~jeff/ece4420/powerlecture.pdf.
29. M. B. Lin, *Introduction to VLSI Systems: A Logic, Circuit and System Perspective*. Crc Press Taylor & Francis Group, 2011.
30. M. Pedram and Xunwei Wu, Analysis of power-clocked CMOS with application to the design of energy-recovery circuits, *Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106)*, Yokohama, Japan, 2000, Pp. 339-344.
31. J. Hu, W. Zhang, and Y. Xia, Complementary Pass-Transistor Adiabatic Logic and Sequential Circuits, *47th IEEE international Midwest Symposium on Circuits and Systems*, 2004, Pp. 201–204.
32. J. Hu, T. Xu, and Y. Xia, Low-Power Adiabatic Sequential Circuits with Complementary Pass-Transistor Logic, *48th IEEE Midwest Symposium on Circuits and Systems*, 2005, Vol. 2, Pp. 1398–1401.

33. A.K. Bakshi and M. Sharma, Design of Basic Gates using ECRL and PFAL, *IEEE 2013 International Conference on Advances in Computing, Communications and Informatics (ICACCI)*, 2013, pp. 580–585.
34. M.Chanda, A. S. Chakraborty, S. Nag, and R. Modak, Design of Sequential Circuits using Single-Clocked Energy Efficient Adiabatic Logic for Ultra Low Power Application, *18th International Symposium on VLSI Design and Test, Coimbatore.*, 2014, Pp. 1–2.
35. S. Kim and M. C. Papaefthymiou, True Single-Phase Adiabatic Circuitry, *IEEE Transactions on Very Large Scale integration (VLSI) Systems*, 2001, Vol. 9, No. 1, Pp. 52–63.
36. M.Chanda, A. Dandapat, and H. Rahaman, Ultra Low-Power Sequential Circuit Implementation by a Quasi-Static Single Phase Adiabatic Dynamic Logic (SPADL), *TENCON 2009 - 2009 IEEE Region 10 Conference*, Singapore, 2009, pp. 1-5.
37. S. Wisetphanichkij and K. Dejhan, The Combinational and Sequential Adiabatic Circuit Design and Its Applications, *Circuits Systems and Signal Processing*, Mar. 2009, Vol. 28, No. 4, Pp. 523–534.
38. M.Chanda, A. Dandapat, and H. Rahaman, Low-Power Sequential Circuit Using Single Phase Adiabatic Dynamic Logic, *2009 4th International Conference on Computers and Devices for Communication (CODEC)*, Kolkata, 2009, pp. 1-4.
39. D.Zhou, J. Hu, and L. Wang, Design of Adiabatic Sequential Circuits Using Power- Gating technique, *IEEE Northeast Workshop on Circuits and Systems, 2007. NEWCAS*, 2007, pp. 952–955.
40. J. Hu and J. Fu, Leakage dissipation reduction of single-phase power-gating adiabatic sequential circuits using MTCMOS, *2009 Asia Pacific Conference on Postgraduate Research in Microelectronics & Electronics (PrimeAsia)*, Shanghai, 2009, pp. 456-459.

41. W. Zhang, D. Zhou, X. Hu, and J. Hu, The Implementations of Adiabatic Flip-Flops and Sequential Circuits with Power-Gating Schemes, *2008 51st Midwest Symposium on Circuits and Systems*, Knoxville, TN, 2008, pp. 767-770.
42. H. Mahmoodi-Meimand, A. Afzali-Kusha and M. Nourani, Efficiency of adiabatic logic for low-power, low-noise VLSI, *Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144)*, Lansing, MI, 2000, pp. 324-327 vol.1.
43. G. Yemiscioglu and P. Lee, 16-Bit Clocked Adiabatic Logic (CAL) Logarithmic Signal Processor, *IEEE 55th international Midwest Symposium on Circuits and Systems (MWSCAS)*, 2012, No. 1, Pp. 113–116.
44. M. B. Narang, Layout Design and Implementation of Adiabatic Based Low Power CPAL Ripple Carry Adder, *International Journal on Recent and innovation Trends in Computing and Communication, IJRITCC*, 2013, Vol. 1, No. 5, Pp. 453–457.
45. S. Kim and M. C. Papaefthymiou, True single-phase energy-recovering logic for low-power, high-speed VLSI, *Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379)*, Monterey, CA, USA, 1998, pp. 167-172.
46. Haiyan Ni and Jianping Hu, Single-phase adiabatic flip-flops and sequential circuits with power-gating scheme, *2009 IEEE 8th International Conference on ASIC*, Changsha, Hunan, 2009, pp. 879-882.
47. C. Shravan, C. P. Kumar and K. Sivani, A novel approach for power-gating technique with Improved Efficient Charge Recovery Logic, *2014 International Conference on Smart Electric Grid (ISEG)*, Guntur, 2014, pp. 1-8.
48. W. Zhang, Y. Zhang, S. Xuhua and J. Hu, Leakage Reduction of Power-Gating Sequential Circuits Based on Complementary Pass-Transistor Adiabatic Logic Circuits, *2010 International Conference on Innovative Computing and Communication and 2010 Asia-Pacific Conference on Information Technology and Ocean Engineering*, Macao, 2010, pp. 282-285.

49. R. Subhashini and M. Geetha, Efficient Charge Recovery Logic for Power Gating In Logic Circuits, *2014 International Conference on Green Computing Communication and Electrical Engineering (ICGCCEE)*, Coimbatore, 2014, pp. 1-6
50. D. J. Judy and V. S. K. Bhaaskaran, Ultra Low Power, High Performance Negative Edge Triggered ECRL Energy Recovery Sequential Elements with Power Clock Gating, *Research Journal of Applied Sciences, Engineering and Technology*, 2014, Vol. 7, No. 16, Pp. 3312–3319.
51. R. T. Vaghela and P. A. Lathiya, Comparison and Analysis of Different Types of Low Power Techniques with DRDAAL (Dual Rail Domino with Asynchronous Adiabatic Logic) Full Adder, *International Journal of Engineering Research & Technology (IJERT)* , 2014, Vol. 3, No. 4, Pp. 2587–2590.
52. A. K. Kumar, D. Somasundareswari, V. Duraisamy and M. G. Nair, Asynchronous adiabatic design of full adder using dual-rail domino logic, *2012 IEEE International Conference on Computational Intelligence and Computing Research*, Coimbatore, 2012, pp. 1-4.
53. G. S. Tripathi, S. P. Arya, and R. Mishra, Study of Performance of Adiabatic Carry Look Ahead Adder Using Dynamic CMOS Logic, *International Journal of Electrical and Electronics Engineering (IJEEE)* , 2011, Vol. 1, No. 2, Pp. 90–92.
54. Y. Takahashi, D. Tsuzuki, T. Sekine, and M. Yokoyamat, Design of A 16-bit RISC CPU Core in A Two-Phase Drive Adiabatic Dynamic CMOS Logic, *TENCON 2007 - 2007 IEEE Region 10 Conference*, Taipei, 2007, pp. 1-4.
55. S. K. Pittala, S. P. Panchangam, and A. J. Rani, Reliability Prediction for Low Power Adiabatic Logic Families, *International Journal of Recent Technology and Engineering, IJRTE*, 2012, Vol. 1, No. 3, Pp. 116–121.
56. A. K. Kumar, D.Somasundareswari, V.Duraisamy and M.Pradeepkumar, Low Power Multiplier Design Using Complementary Pass-Transistor Asynchronous

Adiabatic Logic, *IJSE, International Journal on Computer Science and Engineering*, 2010, Vol. 2, No. 7, Pp. 2291–2297.

57. A.Trigun, A. Jain, and S. Agarwal, *Pass Transistor Adiabatic Logic for Low Power VLSI Design*, Bachelor Thesis, Banaras Hindu University, 2011, pp. 1–67.
58. A.Kumar and M. Sharma, Design and Analysis of Mux Using Adiabatic Techniques ECRL and PFAL, *2013 International Conference on Advances in Computing, Communications and Informatics (ICACCI)*, Mysore, 2013, pp. 1341-1345.
59. Jianying Shi, Baozeng Guo and Rui Zhao, Design of The Modified Energy Recovery Logic Circuit, *2011 International Conference on Electric Information and Control Engineering*, Wuhan, 2011, pp. 320-323.
60. C. Luo and J. Hu, Single-Phase Adiabatic Flip-Flops and Sequential Circuits Using Improved CAL Circuits, *2007 7th International Conference on ASIC*, Guilin, 2007, pp. 126-129.
61. P. Sasipriya. and B. V. S. Kanchana, "Single Phase Clocked Quasi Static Adiabatic Tree Adder," *2012 International Conference on Devices, Circuits and Systems (ICDCS)*, Coimbatore, 2012, pp. 293-296.
62. M.Gautam and M. T. V. Student, Low Power Sequential Circuits Using Improved Clocked Adiabatic Logic in 180nm CMOS Processes, *2016 International Conference on Research Advances in Integrated Navigation Systems (RAINS)*, 2016, pp. 16–19.
63. M.Chanda, S. Jain, S. De, and C. Kumar, Implementation of Subthreshold Adiabatic Logic for Ultralow-Power Application, *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, 2015, pp. 1–9.
64. D.Jothi and L. Saranya, Power Efficient CAM Using Adiabatic Logic, *2015 International Conference on Innovations in Information, Embedded and Communication Systems (ICIIECS)*, Coimbatore, 2015, pp. 1-4.

65. S. Aron, S. Garg and V. Niranjana, PFAL Based Power Efficient Mux Based Decoder, *International Conference on Computing, Communication & Automation*, Noida, 2015, pp. 1010-1013.
66. M.S. Sezali 2014, Low Power Digital Adiabatic Logic Circuit, Bachelor thesis, Universiti Teknologi Malaysia, 2014.
67. J.Hooda and S. Chawla, Design and Implementation of Low Power 4:1 Multiplexer using Adiabatic Logic, *International Journal of Innovative Technology and Exploring Engineering (IJITEE)*, 2013, vol. 2, no. 6, pp. 224–227.
68. J. Hu and X. Sheng, A Single-Phase Register File with Complementary Pass-Transistor Adiabatic Logic, *International Scholarly and Scientific Research & Innovation*, 2010, Vol. 4, No. 2, Pp. 363–367.
69. M. Tiwari, J. Singh, and Y. Vaidhya, Adiabatic Positive Feedback Charge Recovery Logic for Low Power CMOS Design, *International Journal of Computer Technology and Electronics Engineering (ICJTEE)*, 2012, Vol. 2, No. 5, Pp. 19–24.
70. P. Teichmann, *Adiabatic Logic: Future Trend and System Level Perspective*, Springer Series on Advanced Microelectronics, Vol. 34, Springer, 2012.