

PERFORMANCE ANALYSIS OF 22NM FINFET-BASED
8T SRAM CELL

NUR HASNIFA BINTI HASAN BASERI

UNIVERSITI TEKNOLOGI MALAYSIA

PERFORMANCE ANALYSIS OF 22NM FINFET-BASED
8T SRAM CELL

NUR HASNIFA BINTI HASAN BASERI

A project report submitted in partial fulfilment of the
requirements for the award of the Master of Engineering
(Computer and Microelectronic Systems)

Faculty of Electrical Engineering

Universiti Teknologi Malaysia

JANUARY 2018

To my beloved parents and family.

ACKNOWLEDGEMENT

First and foremost, I praise and thanks to The Almighty Allah SWT for the completion of this report. I would like to express my deepest thanks to Dr. Nurul Ezaila binti Alias for her guidance, consultation and suggestions throughout the project. Not to forget, people who always believe in me and never give up on me, my parents and family, I am grateful to have you guys beside me. To those who always motivate me to complete my master studies, I really appreciate it.

ABSTRACT

As CMOS devices are approaching nanometer regime, there are a lot of consequences found in scaling down CMOS devices such as short channel effects and process variations which affect the reliability and performance of the devices. Researchers have found that FinFET is one of the outstanding nominee to overcome this issue since FinFET has better control over the channel and the lower overall capacitance which will increase the performance of the 6T Static Random Access Memory (SRAM) circuit design. It will help in reducing bitline loading and hence improve SRAM performance. The conventional 6T SRAM cell suffers serious stability degradation issue due to access disturbance at low power mode. The major problem in 6T SRAM is that, when the output voltage reduced below the threshold voltage of the transistor, it will destroy the read operation of the 6T SRAM cell. The noises are easy to destruct the stored-data in the nodes of the 6T SRAM cell due to the direct path between storage nodes and bit lines. To overcome this issue, an 8T SRAM cell has been proposed where the read stability is expected to improve. The purpose of this study is to simulate and evaluate the performance of FinFET-based 6T SRAM and 8T SRAM cell and compare their results. In 8T SRAM, the two additional access transistors eliminate the discharging path from RBL to ground in 6T SRAM cell which in turn help in improving the stability of read operation in 8T SRAM. The stability of SRAM cell is determined by the butterfly curve which is obtained by combining the voltage transfer curve (VTC) of the two cross-coupled inverters of the SRAM cell. GTS Framework TCAD tool is used to design and simulate the FinFET device structure, the schematic and the layout of SRAM cell. From the findings, the FinFET gives better V_{th} , DIBL, SS and I_{ON} than MOSFET. In addition, 6T and 8T FinFET-based SRAM cell have shown a better stability than 6T and 8T MOSFET-based SRAM cell in retention mode, read mode and write mode. Compared to FinFET-based 6T SRAM cell, FinFET-based 8T SRAM cell improved the read stability by 68.5% and not causing any degradation on the write and retention noise margin.

ABSTRAK

Memandangkan peranti CMOS sedang menghampiri rejim nanometer, peranti CMOS menghadapi kesan saluran pendek dan variasi proses yang menjejaskan kebolehpercayaan dan prestasi peranti. Para penyelidik mendapati FinFET adalah salah satu pengganti terbaik untuk mengatasi masalah ini kerana FinFET mempunyai kawalan yang lebih baik ke atas saluran dan mempunyai kapasitans keseluruhan yang lebih rendah litar 6T SRAM. Ia akan membantu mengurangkan beban bitline dan meningkatkan prestasi SRAM. 6T SRAM sel mengalami masalah kemerosotan kestabilan serius disebabkan gangguan akses pada mod kuasa rendah. Masalah utama dalam SRAM 6T adalah, apabila voltan keluaran dikurangkan di bawah voltan ambang transistor, ia akan memusnahkan operasi bacaan sel SRAM 6T. Bunyi mudah merosakkan data yang tersimpan di nod sel SRAM 6T kerana sambungan yang sama antara nod penyimpanan dan garisan bit. Untuk mengatasi masalah ini, sel SRAM 8T telah dicadangkan di mana kestabilan membaca dijangka bertambah baik. Tujuan kajian ini adalah untuk mensimulasikan dan menilai prestasi sel 8T SRAM berasaskan FinFET dan bandingkan keputusannya. Dalam 8T SRAM, kedua-dua transistor akses tambahan menghapuskan jalan pelepasan dari RBL ke tanah di sel SRAM 6T yang seterusnya membantu dalam meningkatkan kestabilan operasi membaca dalam 8T SRAM. Kestabilan sel SRAM ditentukan oleh lengkung rama-rama yang diperolehi dengan menggabungkan lengkung pemindahan voltan (VTC) daripada dua penyongsang salib digabungkan sel SRAM. Dari penemuan, FinFET memberikan V_{th} , DIBL, SS dan ION yang lebih baik daripada MOSFET. Di samping itu, 6T dan 8T FinFET SRAM telah menunjukkan kestabilan yang lebih baik daripada 6T dan 8T MOSFET SRAM dalam mod retensi, mod membaca dan mod menulis. Berbanding dengan sel SRT 6T yang berasaskan FinFET, sel SRAM 8T berasaskan FinFET bertambah baik dengan kestabilan membaca sebanyak 68.5% dan tidak menyebabkan sebarang penurunan pada margin bunyi menulis dan pengekalan.

TABLE OF CONTENTS

CHAPTER	TITLE	PAGE
	DECLARATION	ii
	DEDICATION	iii
	ACKNOWLEDGEMENT	iv
	ABSTRACT	v
	ABSTRAK	vii
	TABLE OF CONTENTS	viii
	LIST OF TABLES	xi
	LIST OF FIGURES	xii
	LIST OF ABBREVIATIONS	xvi
	LIST OF SYMBOLS	xvii
1	INTRODUCTION	1
	1.1 Project Background	1
	1.1.1 SRAM cell	3
	1.1.2 Theoretical Background of SRAM cell	4
	1.1.3 6T SRAM cell	5
	1.1.4 Operation of SRAM cell	6
	1.1.5 8T SRAM cell	9
	1.1.6 Static Noise Margin of an SRAM cell	11
	1.2 Problem Statement	13
	1.3 Objectives	13
	1.4 Research Scope	14
	1.5 Thesis Organization	14

2	LITERATURE REVIEW	15
2.1	Performance Comparison between Conventional MOSFET and FinFET	15
2.2	Performance Comparison between MOSFET-based and FinFET-based SRAM cell	17
2.3	Performance of FinFET-based 6T SRAM cell and Enhancement on FinFET-based SRAM cell	20
3	RESEARCH METHODOLOGY	26
3.1	Introduction	26
3.2	Project Overview	26
3.3	Flowchart of Project	28
4	RESULTS AND DISCUSSION	34
4.1	Introduction	34
4.2	The Electrical Characteristics of MOSFET and FinFET device	36
4.2.1	Threshold Voltage	38
4.2.2	Drain Induced Barrier Lowering (DIBL)	38
4.2.3	Subthreshold Swing	38
4.2.4	I _{ON} /I _{OFF} Ratio	40
4.3	SRAM Cell Stability	41
4.3.1	6T SRAM Cell Stability	42
4.3.2	8T SRAM Cell Stability	49
4.3.3	Stability and Noise Margin Comparison between 6T and 8T MOSFET-based SRAM	55
4.3.4	Stability and Noise Margin Comparison between 6T and 8T FinFET-based SRAM cell	57
4.3.5	Stability and Noise Margin comparison between MOSFET-based	58
5	CONCLUSIONS	60
5.1	Future Work	61
6	REFERENCES	62

LIST OF TABLES

TABLE NO.	TITLE	PAGES
2.1	Comparison on Simulation Result of FinFET and CMOS	17
2.2	Comparison on CMOS-based and FinFET -based 6T and 8T SRAM cell SRAM	20
2.3	RNM and Layout view for SRAM cells.	24
2.4	Delay and power consumption comparison of 6T, 7T, 8T and 9T SRAM cell	25
3.1	Device Parameter for n-channel and p-channel FinFET	31
3.2	Device Parameter for n-channel and p-channel MOSFET	31
4.1	Electrical Characteristics of p-channel MOSFET and FinFET	35
4.2	Electrical Characteristics of n-channel MOSFET and FinFET	35
4.3	Threshold Voltage for p-channel 22nm MOSFET and 22nm FinFET	37
4.4	Threshold Voltage for n-channel 22nm MOSFET and 22nm FinFET	37
4.5	DIBL of 22nm MOSFET and 22nm FinFET	38
4.6	Subthreshold Swing for p-channel MOSFET and FinFET	39
4.7	Subthreshold Swing for n-channel MOSFET and FinFET	40
4.8	I_{ON}/I_{OFF} ratio for p-channel MOSFET and FinFET	40
4.9	I_{ON}/I_{OFF} ratio for N-channel MOSFET and FinFET	40
4.10	SNM for FinFET-based and MOSFET-based 6T SRAM cell	45
4.11	RSNM for FinFET-based and MOSFET-based 6T SRAM cell	47
4.12	WSNM for FinFET-based and MOSFET-based 6T SRAM cell	48
4.13	Stability and Noise Margin comparison between MOSFET-based And FinFET-based 6T SRAM cell	49
4.14	SNM for FinFET-based and MOSFET-based 8T SRAM cell	51

4.15	RSNM for FinFET-based and MOSFET-based 8T SRAM cell	53
4.16	WSNM for FinFET-based and MOSFET-based 8T SRAM cell	54
4.17	Stability and Noise Margin comparison between MOSFET-based And FinFET-based 8T SRAM cell	55
4.18	Stability and Noise Margin comparison between 6T and 8T MOSFET-based SRAM cell	56
4.19	Stability and Noise Margin comparison between 6T and 8T FinFET-based 6T SRAM cell	57

LIST OF FIGURES

FIGURE NO.	TITLE	PAGES
1.1	SG and IG FinFET Structure.	2
1.2	Parameter use in designing FinFET	3
1.3	Number of processing engine and overall memory cells trend in Mobile SOC.	4
1.4	Different type of SRAM cell.	5
1.5	6T SRAM cell schematic diagram.	6
1.6	6T SRAM cell in retention mode.	6
1.7.	6T SRAM cell in read mode.	7
1.8	6T SRAM cell in write mode.	8
1.9	8T SRAM cell schematic diagram.	9
1.10	Butterfly curve of SRAM cell.	11
1.11	Butterfly curve during retention and Read mode.	12
1.12	Write Margin for conventional 6T SRAM cell.	12
2.1	I_D - V_G curve for FinFET and bulk CMOS.	16
2.2	Threshold Voltage channel length graph for FinFET and Bulk CMOS.	17
2.3	Transistor Sizing for 6T and 8T SRAM cells.	19
2.4	Read Stability Failure in 6T SRAM cell.	20
2.5	8T SRAM cell versus 6T SRAM cell schematic Diagram.	21
2.6	Butterfly curve for 6T and 8T SRAM cell in read mode.	22
2.7	Subthreshold leakage in various type of SRAM cells.	23
3. 1	3D Device Structure of n-channel MOSFET and FinFET.	27
3.2	3D Device Structure of p-channel MOSFET and FinFET.	28

3.3	Device Simulation and Inverter Design Flowchart.	29
3.4	Circuit Simulation of 6T and 8T SRAM cell Flowchart.	30
3.5	Cross-coupled inverters of 6T SRAM cell.	32
3.6	Butterfly Curve obtained from VTC curves	33
3.7	8T SRAM cell schematic.	33
4.1	I_D - V_G curve curves for MOSFET and FinFET at 22nm Technology.	36
4.2	Log I_D - V_G curve curves for MOSFET and FinFET at 22nm Technology.	39
4.3	Inverter circuit obtain from GTS Framework.	41
4.4	Inverter Characteristics Curve for MOSFET-based and FinFET-based.	42
4.5	Schematic Diagram of 6T SRAM cell obtained from GTS Framework.	43
4.6	SRAM circuit during retention mode in GTS Framework.	44
4.7	Butterfly curve for MOSFET-based and FinFET-based during Retention mode for 6T SRAM cell.	45
4.8	Butterfly curve for MOSFET-based and FinFET-based during Read mode for 6T SRAM cell.	46
4.9	Butterfly curve for MOSFET-based and FinFET-based during Write mode for 6T SRAM cell.	47
4.10	Schematic Diagram of 8T SRAM cell obtained from GTS Framework.	50
4.11	Butterfly curve for MOSFET-based and FinFET-based during Retention mode for 8T SRAM cell.	51
4.12	Butterfly curve for MOSFET-based and FinFET-based during Read mode for 8T SRAM cell.	52
4.13	Butterfly curve for MOSFET-based and FinFET-based during Write mode for 8T SRAM cell.	53
4.14	Butterfly curve for 6T and 8T SRAM cell MOSFET-based	56
4.15	Butterfly curve for 6T and 8T SRAM cell FinFET-based	56
4.16	Butterfly curve for MOSFET-based and FinFET-based 6T and 8T SRAM cells	59

LIST OF ABBREVIATIONS

CMOS	-	Complementary-metal-oxide-semiconductor
DIBL	-	Drain induced barrier lowering
GTS	-	Global TCAD Solution
IC	-	Integrated circuit
IG	-	Independent-gate
MOSFET	-	Metal-oxide semiconductor field effect transistor
NMOS	-	N-channel MOSFET
PMOS	-	P-channel MOSFET
PTM	-	Predictive technology model
SCE	-	Short channel effect
SG	-	Shorted-gate
SNM	-	Static noise margin
SRAM	-	Static Random Access Memory
SS	-	Subthreshold swing

LIST OF SYMBOLS

H_{fin}	-	Fin height
I_D	-	Drain current
L_g	-	Gate length
T_{fin}	-	Fin thickness
t_{ox}	-	Oxide thickness
V_g	-	Gate voltage
V_{DS}	-	Drain to source voltage

CHAPTER 1

INTRODUCTION

1.1 Project Background

Moore's law predicted that the size of transistor will be reduce by half every two years. As what being predicted by Moore's law, process technology tends to be scaled down continuously. The scaling process allowed more transistors to be packed in a smaller chip area and hence enhance the functionality of SoCs. The Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET) is one of the transistors that is preferable to be used in industry due to its small size, and can be fabricated in a single integrated circuit with millions of numbers. However, the scaling of conventional planar transistor has reached its limit which lead to increase in short channel effects (SCEs) and sensitivity to process variation [1]. SCEs which comprise of drawback dictate on electron drift characteristics in the channel, increase in V_{th} variation, reduction in I_{ON}/I_{OFF} ratio and escalate production of leakage current which causing the scaling of conventional CMOS transistors in 22nm technologies almost futile. The reduction in I_{ON}/I_{OFF} ratio leads to device instability and hence limits subthreshold circuit design. Furthermore, increment in leakage current lead to increasing in static power consumption.

One way to reduce SCEs is by using thinner gate oxide. However, this will increase gate leakage current exponentially due to tunneling. In addition, device reliability will be reduced and the total power consumption will increase. In order to overcome these design challenges, new device structures have been proposed such as silicon-on-insulator (SOI) MOSFET, double gate (DG) MOSFET, SiGe MOSFET, carbon nanotube FET, low temperature CMOS, and even quantum dot device [2] for next-generation technology. Due to compatibility on process variation, SOI and DG are the most preferable among the proposed device structures. Besides that, SOI and DG provide ideal device characteristics under the electrical coupling of two gates [3]. To establish the control on SCE, the front and back gates are electrically coupled to essentially lowering both drain-induced barrier lowering (DIBL) and sub threshold slope (SS). Hence, DG devices are the most preferable candidate to be used in low-power designs due to significant reduction in the standby power while able to maintain better performance. Double-gate CMOS (DGCMOS) offers distinct advantages for scaling to very short gate lengths.




Figure 1.1: SG and IG FinFET structure [4]

There are few types of FinFET used in industry such as Single Gate FinFET and Independent Gate FinFET (Figure 1.1). As what being shown in Figure 1.1, in FinFET, gate is wrapped around channel which help to increase control over the channel. Due to good channel potential control by the double gate structure, it is not

required for FinFET to have high channel dopant concentration in order to suppress the SCE.




Figure 1. 2 : Parameter use in designing DG FinFET [3].

1.1.1 SRAM cell

SRAM is one of the most prevalent type of embedded memory used in modern SOCs. This is because SRAM provide better compatibility with logic circuits and quick random access compared to other technologies such as DRAM, ROM etc. Figure 1.3 shows the prediction of ITRS on the total memory size and the number of processing engine in a mobile SOC. The graph projected that both the number of processing engine and total memory size will increase by a factor of 18 during 2013-2025 [5]. Huge number of integrated transistors will probably lead to increase in dynamic and static power consumption and shorter in mobile battery life.




Figure 1. 3: Number of processing engine and overall memory cells trend in mobile SOC as predicted by ITRS 2011 [5].

1.1.2 Theoretical Background of SRAM cell

There are two common types of Random Access Memory (RAM) which are RAM (Static RAM) and DRAM (Dynamic RAM). Due to present of transistor and a capacitor in its structure, data stored in DRAM need to be refreshed regularly. Different from DRAM, data stored in SRAM do not need to refreshment since the cross-coupled transistors in SRAM will hold the data considering that the power supply is not cut off. Due to this, SRAM works at much faster speed in write and read operations [6]. Despite of this advantage, SRAM Array required more area of chip, since more transistors are required to store single bit of data. However, it is worth to sacrifice some area for a better performance [6]. The list of existing the conventional SRAM cells are shown I Figure 1.4 which include 4T, 6T, 7T, 8T and 9T SRAM cells.




Figure 1. 4: Different types of SRAM cells [6]

The basic structure of SRAM cell is two cross-coupled of inverters that form a positive feedback (see Figure 1.5). The difference between 4T, 6T, 7T, 8T and 9T SRAM cells are the number of access of transistor connected to the two cross-coupled inverter [7]. This study will focus more on 6T and 8T SRAM cell. SRAM operates in three modes; retention mode, read mode and write mode.

1.1.3 6T SRAM cell

Figure 1.5 shows the schematic for conventional 6T SRAM cell which consists of PMOS pull up transistors (PU1 and PU2), NMOS pull-down transistors (PD1 and PD2) and NMOS access transistors (AC1 and AC2). Two inverters (PU1, PD1 and PU2, PD2) acts as cross-coupled inverters that form positive feedback which is useful for data storage. Wordlines (WL) and Bitlines (BLs) are aligned in horizontal and vertical directions respectively. During standby mode, BLs are pre-charged to V_{DD} and WL is off. WL line which controls the state of access transistors will only activated during read and write operation. Since both read and write margins need to be take into account, designing 6T SRAM cell is tougher [8]. Besides that, SRAM cell is very much prone to noise during read operation [9].




Figure 1. 5: Schematic diagram for 6T SRAM cell.

1.1.4 Operation of SRAM cell

A. Retention Mode




Figure 1. 6: 6T SRAM cell during retention mode

During retention mode, WL is deactivated which causing both AC1 and AC2 to turn off (as shown in Figure 1.6). The two cross coupled inverters form a feedback loop and data will be hold provided that the power is ON.

B. Read Mode

Theoretically, reading only requires the activation of WL and the read operation from SRAM cell state will be done by a single access transistor and a bit line (either BL and AC1 or BL' and AC2). However, in reality that is not the case since bit lines are relatively long and have large parasitic capacitance which in turn makes the read operation slower. Practically, in order to speed up reading operation, a more complex process is applied where both BL and BL' are pre-charge to HIGH. Then WL line will be activated which then causing AC1 and AC2 to turn ON which then causes the voltage at BL to drop slightly (PD is on and PU is off) or rise a bit (PU is on and PD is off). For example, if $Q=0$, $Q'=1$, BL discharges through AC1 \rightarrow PD1 \rightarrow GND and BL' stays HIGH. But Q bumps up slightly (see Figure 1.7). In order for Q not to flip $PD1 \gg AC1$.




Figure 1.7: 6T SRAM cell during read [10].

C. Write Mode

During write operation, BL and BL' will be drive with necessary values. For instance, if a '0' wish to be written, '0' will be applied to the bit lines and the same approach is applied when we want to write '1'. After that, WL will be activated and bit lines overpower cell with new values. The concept of write operation is identical to the process of applying a reset pulse to SR latch. In order to ensure successful write operation, the bit line input-drivers are designed to be much stronger than the relatively weak transistors in the cell itself so that the new value can easily override the previous state of the cross-coupled inverters. For example, as shown in Figure 1.8, when $Q=0$, $Q'=1$ and $BL=1$, $BL'=0$. The value at Q' will be force to LOW and Q to HIGH. To overpower feedback inverter loop, drive strength of AC1 should be stronger than $P1, N2 \gg P1$.




Figure 1. 8: 6T SRAM cell during write [10].

1.1.5 8T SRAM cell

1.1.5.1 Schematic

From Figure 1.9, it can be seen that 8T SRAM cell is made up of conventional 6T SRAM cell and two additional access transistors (RWL and RBL) which form dedicated port for read operation [11] and where the RBL and RWL connection are drawn clearly. The dedicated read ports provide disturb-free read operation and hence help in optimizing both read and write operation.




Figure 1. 9: 8T SRAM cell schematic

1.1.5.2 Operation

A. Retention Mode

Retention mode for 8T SRAM cells is similar to the operation of 6T SRAM in retention mode cell where access transistors, AC1 and AC2 are turn OFF and the

dedicated read port, R1 and R2 are also OFF. Data will hold by the two-cross couple inverter considering that the power is ON.

B. Read Mode

Read operation for 8T SRAM cell is entirely decoupled from the write operation by sensing the data through a dedicated read port controlled by an independent read word line (RWL). During read operation, the WL will be set to LOW which will turn OFF access transistors AC1 and AC2. On the other hand, R1 and R2 will be ON. And hence data can be read in from the two-cross couple of inverters.

C. Write Operation

Same as retention mode, write operation for 8T SRAM cell is the same as write operation for 6T SRAM cell since the dedicated read port, R1 and R2 are OFF and hence write operation is independent on those two additional transistors.

1.1.5.3 SRAM Cell Stability

The stability of the SRAM cell represents by Static Noise Margin (SNM). SNM is the maximum static noise that the cell can tolerate, while still maintaining reliable operation [12]. SNM can be determined graphically from a butterfly curve. Butterfly curve represents transfer characteristics of two cross-coupled inverter. For example, in Figure 1.10, the red curve represents the left side of inverter and the green curve represents the right side of inverter. The square area of the butterfly curve represents the stability of SRAM cell. The larger the area, the more stable the SRAM cell is. Unit for SNM is Volt.




Figure 1. 10: Butterfly curve form by two cross coupled inverters [13].

1.1.6 Static Noise Margin of an SRAM cell

A. Hold Margin

Hold margin is SNM when the cell is at hold mode (holding its state and no read or write operation takes place). During hold operation, the inverters are symmetric. Hence the high and low static noise margins are equal.

B. Read Margin

During read operation, BLs are tight to V_{DD} and the access transistors tends to pull low node to high. This causing the voltage transfer characteristics, VTC to be distorted which then causing read margin to be smaller than hold margin (see Figure 1.11).




Figure 1.11: Butterfly curve for both read and hold mode [14].

C. Write Margin

During write operation, the cell is imbalanced intentionally. One BL is driven by V_{DD} (same VTC as Read) and another BL is driven to Ground. When the cell is being written, the access transistor must overpower the pull-up transistor to create a single stable state which causing the butterfly curve for write margin is different from read margin (see Figure 1.12).




Figure 1.12: Write Margin for Conventional 6T [15].

1.2 Problem Statement

System on chip (SOCs) are comprise of nanoscale devices that are placed in small areas. This causes supply lines and other signals sources in a circuit that produce to give great impact on the operation of the other part of a system. One of the case where noise effect is a great concern is SRAM. This is because SRAM is composed of large number of minimum sized devices that are highly sensitive to noise. One of the main concern in SRAM design is its cell stability. The cell stability determines the sensitivity of the memory to operating conditions and process tolerances. SRAM cell must preserve right operation even in the presence of noise signal. Recent published works have shown that conventional 6T SRAM cell suffer serious stability degradation issue due to access disturbance at low power mode. The major problem in 6T SRAM is that, when the output voltage declined below the threshold voltage of the transistor, it will destroy the read operation of the 6T SRAM cell. The noises are easy to destruct the stored-data in the nodes of the 6T SRAM cell due to the direct path between storage nodes and bit lines. To overcome this issue, an 8T SRAM cell has been proposed where the read stability is expected to improve. In 8T SRAM, the two additional access transistors eliminate the discharging path from RBL to ground in 6T SRAM cell which in turn help in improving the stability of read operation in 8T SRAM.

1.3 Research Objective

The conventional 6T SRAM cell has been widely used nowadays. However due to read stability failures, 8T SRAM cell with FinFET-based is proposed. The objectives of this study are:

- i. To design a FinFET-based 8T SRAM cell for 22nm technology.
- ii. To analyze the performance of a 22nm FinFET-based 8T SRAM cell in terms of SNM, RSNM and WSNM.
- iii. To compare the performance 6T and 8T MOSFET-based and FinFET-based SRAM cells.

1.4 Research Scope

To accomplish the stated objectives, intensive literature review on performance of SRAM cells especially on 6T and 8T SRAM cells are conducted, focusing mainly on the cell stability. Due to two extra access transistors in 8T SRAM, 8T SRAM cell is expected to have better read stability compared to 6T SRAM cell because it has more path to access the cross-couple inverter and the read operation is separated from write operation. Besides that, FinFET-based SRAM cell is expected to have better performance than MOSFET-SRAM cell due to the device structure of the FinFET which has better control on the channel. FinFET device will be simulated using GTS Framework Nano-Device and further will be used to design 8T SRAM cell. Then, its performance will be analyzed.

1.5 Thesis Organization

The structure of the report is organized as follows. Chapter 2 describe literature reviews conducted on SRAM cell in the scope of designing and evaluating the performance of SRAM cell and ways on how to improve its performance. Chapter 3 describe the research methodology of this project mainly on the designing and simulating 8T SRAM cell and the overall project flow. Chapter 4 illustrates the result and discussion obtained from this project. Chapter 5 specify the conclusion of this study.

REFERENCES

1. Antoniadis, Dimitri A., and Ali Khakifirooz. "MOSFET performance scaling: Limitations and future options." *Electron Devices Meeting, 2008. IEDM 2008. IEEE International*. IEEE, 2008.
2. Prati, Enrico, and Takahiro Shinada. "Atomic scale devices: Advancements and directions." *Electron Devices Meeting (IEDM), 2014 IEEE International*. IEEE, 2014.
3. Devi, Sakshi, et al. "Comparative study of Single Gate And Double Gate Fully Depleted Silicon on Insulator MOSFET." *Communication, Control and Intelligent Systems (CCIS), 2015. IEEE, 2015*.
4. Farkhani, Hooman, et al. "Comparative study of FinFETs versus 22nm bulk CMOS technologies: SRAM design perspective." *System-on-Chip Conference (SOCC), 2014 27th IEEE International*. IEEE, 2014.
5. Semiconductor Industry Association. (2011). *The International Technology Roadmap for Semiconductors*. Retrieved from <http://www.itrs.net/>.
6. Namdev, Amit, and Paresh Rawat. "A Comparison of nT SRAM Cell in Nanometre Regime." *International Journal of Computer Applications (0975–8887) Volume (2016)*.

7. Bhuvaneshwari, Y. V., et al. "SEU study of 4T, 6T, 7T, 8T, 10T MOSFET based SRAM using TCAD simulation." *Information Communication and Embedded Systems (ICICES), 2014 International Conference on*. IEEE, 2014.
8. Pilo, Harold, et al. "An SRAM design in 65nm and 45nm technology nodes featuring read and write-assist circuits to expand operating voltage." *VLSI Circuits, 2006. Digest of Technical Papers. 2006 Symposium on*. IEEE, 2006.
9. Rahman, Nahid, and B. P. Singh. "Design and Verification of Low Power SRAM using 8T SRAM Cell Approach." *International Journal of Computer Applications* 67.18 (2013).
10. Ansari, J. A. *Design of Low Power SRAM Cell with Improved Stability*. Master's dissertation. Jamia Millia Islamia, New Delhi, 2015.
11. Turi, Michael A., and José G. Delgado-Frias. "An evaluation of 6T and 8T FinFET SRAM cell leakage currents." *Circuits and Systems (MWSCAS), 2014 IEEE 57th International Midwest Symposium on*. IEEE, 2014.
12. Mishra, Prajna, Eugene John, and Wei-Ming Lin. "Static noise margin and power dissipation analysis of various SRAM topologies." *Circuits and Systems (MWSCAS), 2013 IEEE 56th International Midwest Symposium on*. IEEE, 2013.
13. Entner, R. *Modeling and Simulation of Negative Bias Temperature Instability*. Ph.D. Dissertation. Technische Universität Wien, 2007
14. Cabe, A. C. (2006, October 13). Tools Simulation Memory Static Noise Margin. Retrieved from <http://venividiwiki.ee.virginia.edu/mediawiki/index.php/ToolsSimulationMemoryStaticNoiseMargin>.

15. Teman, A. (2011, June 12). Track e Low Voltage SRAM. Retrieved from <https://www.slideshare.net/chiportal/track-e-low-voltage-sram-adam-teman-bgu>.
16. Farkhani, Hooman, et al. "Comparative study of FinFETs versus 22nm bulk CMOS technologies: SRAM design perspective." *System-on-Chip Conference (SOCC), 2014 27th IEEE International*. IEEE, 2014.
17. T. Song et al., "A 14nm FinFET 128Mb 6T SRAM with V_{min}-Enhancement Techniques for Low-Power Applications", *ISSCC Dig. Tech. Papers*, pp. 232-233, Feb. 2014.
18. Mehrabi, Kolsoom, Behzad Ebrahimi, and Ali Afzali-Kusha. "A robust and low power 7T SRAM cell design." *Computer Architecture and Digital Systems (CADS), 2015 18th CSI International Symposium on*. IEEE, 2015.
19. Vaknin, Afik, Ortal Yona, and Adam Teman. "A Double-Feedback 8T SRAM bitcell for low-voltage low-leakage operation." *SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), 2013 IEEE*. IEEE, 2013.
20. Ya-qi, Ma, et al. "40nm10T SRAM cell with independent SNM WM and suppress active and leakage power." *Solid-State and Integrated Circuit Technology (ICSICT), 2010 10th IEEE International Conference on*. IEEE, 2010.
21. Athe, Paridhi, and S. Dasgupta. "A Comparative Study of 6T, 8T and 9T Decanano SRAM cell." *Industrial Electronics & Applications, 2009. ISIEA 2009. IEEE Symposium on*. Vol. 2. IEEE, 2009.
22. Premalatha, C., K. Sarika, and P. Mahesh Kannan. "A comparative analysis of 6T, 7T, 8T and 9T SRAM cells in 90nm technology." *Electrical,*

Computer and Communication Technologies (ICECCT), 2015 IEEE International Conference on. IEEE, 2015.

23. Swahn, Brian, and Soha Hassoun. "Gate sizing: FinFETs vs 32nm bulk MOSFETs." *Design Automation Conference, 2006 43rd ACM/IEEE.* IEEE, 2006.
24. Veloso, Anabela, et al. "Advanced FinFET devices for sub-32nm technology nodes: characteristics and integration challenges." *ECS Transactions* 19.4 (2009): 45-54.
25. Chen, Qiang, Bhavna Agrawal, and James D. Meindl. "A comprehensive analytical subthreshold swing (S) model for double-gate MOSFETs." *IEEE Transactions on electron devices* 49.6 (2002): 1086-1090.
26. Banu, Roohila, and Prateek Shubham. "Design and Performance Analysis of 6T SRAM Cell in 22nm CMOS and FINFET Technology Nodes." *Recent Advances in Electronics and Communication Technology (ICRAECT), 2017 International Conference on.* IEEE, 2017.
27. Mukherjee, Debasis, Hemanta Kr Mondal, and B. V. R. Reddy. "Static noise margin analysis of SRAM cell for high speed application." (2010).
28. Islam, Aminul, and Mohd Hasan. "Leakage characterization of 10T SRAM cell." *IEEE transactions on electron devices* 59.3 (2012): 631-638.
29. Pal, Soumitra, Arundhati Bhattacharya, and Aminul Islam. "Comparative Study of CMOS-and FinFET-based 10T SRAM Cell in Subthreshold regime." *Advanced Communication Control and Computing Technologies (ICACCCT), 2014 International Conference on.* IEEE, 2014.

30. Bhavnagarwala, Azeez J., et al. "A sub-600-mV, fluctuation tolerant 65-nm CMOS SRAM array with dynamic cell biasing." *IEEE Journal of Solid-State Circuits* 43.4 (2008): 946-955.
31. Poiroux, T., et al. "Multiple gate devices: advantages and challenges." *Microelectronic Engineering* 80 (2005): 378-385.
32. Veshala, Mahender, Ramchander Jatooth, and Kota Rajesh Reddy. "Reduction of Short-Channel Effects in FinFET." *International Journal of Engineering and Innovative Technology (IJEIT)* 2.9 (2013): 118-124.
33. Park, Henry, and Chih-Kong Ken Yang. "Stability estimation of a 6T-SRAM cell using a nonlinear regression." *IEEE Transactions on Very Large Scale Integration (VLSI) Systems* 22.1 (2014): 27-38.
34. Singh, Sangeeta, and Vikky Lakhmani. "Read and Write Stability of 6T SRAM." *International Journal of Advanced Research in Electronics and Communication Engineering* 3.5 (2014): 569-571.
35. Tu, Ming-Hsien, et al. "A single-ended disturb-free 9T subthreshold SRAM with cross-point data-aware write word-line structure, negative bit-line, and adaptive read operation timing tracing." *IEEE Journal of Solid-State Circuits* 47.6 (2012): 1469-1482.
36. Aghababa, Hossein, et al. "Probability calculation of read failures in nano-scaled SRAM cells under process variations." *Microelectronics Reliability* 52.11 (2012): 2805-2811.