Characterization of Strained Silicon MOSFET Using Semiconductor TCAD Tools

Wong Yah Jin, Ismail Saad and Razali Ismail Faculty of Electrical Engineering, Universiti of Teknologi Malaysia, 81300 Skudai, Johor, Malaysia. Email: <u>helommi@gmail.com, ismail_s@ums.edu.my</u> and <u>razali@fke.utm.my</u>

Abstract - The paper is looking into the enhancement of conventional PMOS by incorporating a strained silicon within the channel and bulk of semiconductor. A detailed 2D process simulation of Strained Silicon **PMOS** (SSPMos) and its electrical characterization was done using TCAD tool [1]. With the oxide thickness, Tox of 16nm and Germanium concentration of 35%, the threshold voltage Vt for the strained Si and conventional PMOS is -0.5067V and -0.9290V respectively. This indicates that the strained silicon had lower power consumption. Beside that, the drain induced barrier lowering (DIBL) value for the strained PMOS is 0.3034V and the conventional PMOS is 0.4747V, which shows a better performance strained silicon as compared for to conventional PMOS. In addition, the output characteristics were also obtained for SSPMos which showed an improvement of Drain current compared with conventional PMOS.

I. INTRODUCTION

Scaling down of MOSFET devices has been the driving force in IC industry in order to achieve higher speed and lower power requirements [2]. The recent MOSFET devices have been scaled down to 50nm gate lengths where the gate oxide thickness has become thin enough to suppress the short channel effect (SCE) [3]. However further scaling down of the MOSFET beyond 50nm will cause the SCE to intensify, thus degrading the current drivability and electron mobility of a MOSFET [4]. The continuous downsizing of the gate length have caused the gate oxide to become so thin that current begins to leak across the gate even when there is no applied voltage. Therefore further improvement without minimizing the gate length is strongly required. Carrier mobility improvement has been seen as one of the best alternative for faster devices at lower power

levels [5]. Strained silicon technology can offer significant performance enhancement to MOSFET devices [6] by increasing carrier mobility without having to make the devices become smaller [7], [8]. By stressing or straining, the silicon lattice lets electrons flow with less resistance. This will increase the drive current and make the transistor switch faster thus contributing to a higher clock frequency in integrated circuits (IC) with gate length downsizing to 60nm [9]. Another significant improvement in electrical performance for both n and p-channel device of strained Si with 25% Ge composition is demonstrated in [10]. In this study the paper we will performance enhancement by strained silicon as compared to conventional PMOS comprehensively with the help of Silvaco TCAD process and device simulation tools. With the $T_{\rm OX}\, of\, 16nm$ and 35%of Ge concentration, the V_T for the strained Si and conventional PMOS is -0.5067V and -0.9290V respectively. The drain induced barrier lowering (DIBL) for the SSPMOS is 0.3034V and the conventional PMOS is 0.4747V, which shows a better performance for strained silicon as compared to conventional PMOS. Consequently, the output characteristics were also obtained for SSPMos that showed an improvement of Drain current compared with conventional PMOS.

II. DEVICE STRUCTURE AND PROCESS

Both strained silicon PMOS with an added SiGe layer and normal conventional PMOS device without SiGe layers process simulation were carried out using ATHENA, Figure 1 shows the structure of both devices. The simulation process to create the strain silicon PMOS is similar to the conventional PMOS fabrication process. The fabrication of SSPMOS device starts by creating a silicon substrate with phosphorus doping of 2×10^{18} cm⁻³ and then a silicon layer with the thickness of 0.018µm is deposited on the silicon substrate. Next a silicon germanium (SiGe) layer with 0.35 Ge concentration is deposited on the silicon layer, followed by the deposition of another silicon layer with 0.007um thickness on to the SiGe laver. After the deposition, strained silicon is created at the channel. Polysilicon is then deposited and patterned to form the gate. The process continues with the implantation of source/drain. The boron is implanted with the 1.0 x 10¹⁵ cm⁻² doping concentration. Next the silicon nitride (Si₃N₄) layer is deposited and patterned to cover the gate, source and drain. Then the aluminum is deposited and patterned to act as the metal contact. Finally, the final structure of the strained silicon PMOS is created as shown in Figure 1(a).

The conventional PMOS structure is shown in Figure 1(b). The difference between the conventional structure with the SSPMos structure is that there is no added SiGe layer, thin Si layer and Si_3N_4 capping layer.




Fig. 1(a): The strain silicon PMOS device structure.




Fig. 1(b): The PMOS device structure.

The SSPMos structure is created with $0.0160\mu m$ gate oxide thickness and $0.71\mu m$ channel length. Meanwhile the conventional PMOS structure is created with $0.0091\mu m$ gate oxide thickness and $2.5\mu m$ channel length.

III. DEVICE DOPING PROFILE

Figure 2 shows the net doping and Ge concentration profile for the SSPM os. This is the result from the Athena simulation by performing a vertical cutline which starts at the gate and stops at the substrate. From Figure 2, we can see that the boron doping is high at the gate with 1 x 10^{20} cm⁻³ doping concentration. There is no doping in the silicon dioxide layer. Meanwhile the phosphorus doping at the strained silicon, SiGe layer and substrate is 1 x 10^{16} cm⁻³. From the figure, the composition *x* shows a 0.35 of Ge concentration in silicon germanium layer only.




Fig. 2: The net doping and Ge concentration profile for SSPMos.

IV. ELECTRICAL CHARACTERIZATION

In device simulation, both the strained silicon structure and the conventional PMOS structure are simulated in Atlas. The devices are simulated to obtain the characteristics of the conventional PMOS and strained silicon PMOS (SSPMos). The mobility models that are used to obtain the electrical characteristics are the parallel electric field dependence and concentration dependent model. Beside that, the carrier static lifetime for the Si material is set at 1e-7 tau for electron and hole. Meanwhile the SiGe material is set to 1e-8 tau for electron and hole. For the carrier statistic model, the bandgap narrowing and Boltzman are chosen in this simulation. As for the recombination models, the auger and SRH concentration dependent lifetimes are chosen. The characteristics of the devices that was obtained from the simulation are the drain current versus gate voltage curve, threshold voltage, drain induced barrier lowering (DIBL) and drain current versus drain voltage curve.

From the simulation, the drain current, I_d versus gate voltage, V_{gs} curve with a drain voltage, V_{ds} of -0.1V for both conventional PMOS and the SSPMos devices are shown in Figure 3. From Figure 3, it is obvious that the drain current for SSPMos structure is higher than conventional PMOS. This indicates that the SSPMos has higher drive current compared to conventional PMOS. Meanwhile the extracted threshold voltage parameters from Figure 3 are - 0.511299V and -0.92902V for the SSPMos and conventional PMOS respectively. This indicates that the strained PMOS has lower voltage threshold than the conventional PMOS which translates to lower power consumption.




Fig. 3: The comparison of drain current versus gate voltage graph when V_{ds} is -1.0V.

Next, the drain induced barrier lowering, (DIBL) parameter is obtained from the difference between the threshold voltage divided by -2.8V. The DIBL for the strained PMOS is 0.3034V and the conventional PMOS is 0.4747V. The DIBL for the strained PMOS is smaller than the conventional PMOS. This shows that the strain silicon for PMOS is better compared to conventional PMOS.

Beside that, both structures are simulated to ramp the drain voltage, V_{ds} to -3.3V when the gate voltage, Vgs is bias to -1.1V, -2.2V and -3.3V. The simulation results are presented in Figure 4 which represents the graph of the drain current versus the drain voltage. From Figure 4, it can be seen that the strained PMOS device has a higher drive current compared to the conventional PMOS. From these results, it is evident that the strained silicon PMOS has a better drive current than conventional PMOS.




Fig. 4: The comparison of drain current versus drain voltage graph when V_{gs} is -1.1V,-2.2V and -3.3V.

V. Conclusion

From the results, it can be seen that the strained silicon has a better performance compared to the conventional PMOS even though the channel length for the strained silicon is larger than the conventional PMOS. This research will continue to study the electrical characteristics of the SSPMos such as the mobility effective enhancement. Further improvements and optimization will be done to the device performance in order to achieve a significant enhancement on MOSFET. Strained silicon is still considered as a new technology and more research is still needed to improve its implementation to the current technology.

REFERENCES

- [1] Silvaco International (2005). Athena and Atlas User's Manual Process Simulation Software. USA: Silvaco International.
- [2] Taur Y. and et. al. *IDEM Technical Digest.* 1998. pg 789.
- [3] Cho, H., Park, B. G. and Lee, J. D. Nano-Scale SONOS Memory with a Double Gate MOSFET Structure. *Journal of the Korean Physical Society*. Feb 2003. 42(2):233-236.
- [4] Yuan J., Zeitzoff P. M. and Jason Woo C.S. Source/Drain Parasitic Resistance Role and Electrical Coupling Effect in sub 50 nm MOSFET Design. *ESSDERC*. 2002. pg 503-506.
- [5] Acosta T. and Sood S. Engineering Strained Silicon-looking Back and Into the Future. *IEEE Potentials*. IEEE. 2006. 25(4):31-34.
- [6] Ismail K., Meyerson B.S. and Wang P.J. High Electron Mobility in Modulation doped Si/SiGe. *Application Physics Letter*. IEEE. 1991. 58(19):2117-2119.

- [7] Thompson, S.E., Armstrong, M. and et.al. A 90nm Logic Technology Featuring Straiend Silicon. *IEEE Transaction on Electronic Devices, 2004.* IEEE. 2004. 51(11):1790-1797.
- [8] Thuy Dao. Process Induced Damage: What Challenged Lie Ahead?. *IEEE*. 2003. 51-55.
- [9] Wang, H.C., Wang, P.C. and et.al. Substrate strained silicon technology: Process Integration. *IEEE International Electronic Device Meeting*, 2003. IEEE. 2003. 3.4.1-3.4.4.
- [10] S.H. Olsen, M. Temple and et.al. Doubling Speed using strained Si/SiGe CMOS technology. *Thin Solid Films*. Elsevier. 2005. 508(1-2): 338-341.