Orabi, H. and Shaikh-Husin, N. and Sheikh, U. U. (2016) Low cost pipelined FPGA architecture of Harris Corner Detector for real-time applications. In: 10th International Conference on Digital Information Management, ICDIM 2015, 21-23 Oct 2015, South Korea.
Full text not available from this repository.
Official URL: https://www.scopus.com/inward/record.uri?eid=2-s2....
Abstract
In this paper, we present a low cost, pipelined FPGA architecture of a Harris Corner Detector. The platform is Altera Cyclone IV on a DE2-115 development board. The pipeline is composed of multiple stages, between which data flows without temporary full-frame buffering. The architecture was tested using a System Verilog test-bench, enveloped by a MATLAB test-bench, to benefit from the latter's image processing capabilities. The accuracy of the results obtained was tested visually and compared with the results of the same algorithm implemented in MATLAB. The results show a balance between resources utilization and timing performance, compared with recent works.
| Item Type: | Conference or Workshop Item (Paper) |
|---|---|
| Uncontrolled Keywords: | FPGA, Harris Corner Detection, MATLAB, System Verilog |
| Subjects: | T Technology > TK Electrical engineering. Electronics Nuclear engineering |
| Divisions: | Electrical Engineering |
| ID Code: | 73462 |
| Deposited By: | Mohd Zulaihi Zainudin |
| Deposited On: | 23 Nov 2017 04:17 |
| Last Modified: | 23 Nov 2017 04:17 |
Repository Staff Only: item control page
