Abdullah, A. C. and Ooi, C. Y. and Ismail, N. B. and Mohammad, N. B. (2016) Power-aware through-silicon-via minimization by partitioning finite state machine with datapath. In: 2016 IEEE International Symposium on Circuits and Systems, ISCAS 2016, 22 May 2016 through 25 May 2016, Montreal's Sheraton CentreMontreal; Canada.
Full text not available from this repository.
Official URL: https://www.scopus.com/inward/record.uri?eid=2-s2....
Abstract
This paper proposes an extended Finite State Machine with Datapath (FSMD) partitioning that performs three-dimensional (3D) high level synthesis (HLS) with objectives to minimize the number of through-silicon-via (TSV) and to equip the synthesized system with power gating capability to save power. The original FSMD partitioning was proposed for conventional low-power 2D system and was only employed before HLS. Our extended FSMD partitioning problem is formulated using integer linear programming (ILP) to minimize TSVs under constraints of footprint area, power limit, number of die stacks and HLS rules. Case study has been conducted on Discrete Cosine Transform (DCT) circuit to evaluate the effectiveness of the proposed method in terms of number of TSVs and power dissipation. Besides, power gating capability is verified and analyzed.
| Item Type: | Conference or Workshop Item (Paper) |
|---|---|
| Uncontrolled Keywords: | 3D integrated circuit, FSMD partitioning, integer linear programming, through-silicon-via |
| Subjects: | T Technology > T Technology (General) |
| Divisions: | Malaysia-Japan International Institute of Technology |
| ID Code: | 73108 |
| Deposited By: | Muhammad Atiff Mahussain |
| Deposited On: | 18 Nov 2017 00:48 |
| Last Modified: | 18 Nov 2017 00:48 |
Repository Staff Only: item control page
