Mohd. Zabidi, Nurulnajah and Ab. Rahman, Ab. Al-Hadi (2016) VLSI design of a fast pipelined 8x8 discrete cosine transform. In: 2016 International Conference on Electrical, Electronic, Communication and Control Engineering, 18-19 Dec, 2016, Johor Bahru, Malaysia.
Full text not available from this repository.
Official URL: http://iaesjournal.com/online/index.php/IJECE/arti...
Abstract
This paper presents a Very Large Scale Integrated (VLSI) design and implementation of a fixed-point 8x8 multiplierless Discrete Cosine Transform (DCT) using the ISO/IEC 23002-2 algorithm. The standard DCT algorithm, which is mainly used in image and video compression technology, consists of only adders, subtractors, and shifters, therefore making it efficient for hardware implementation. The VLSI implementation of the algorithm given in this paper further enhances the performance of the transform unit. Furthermore, circuit pipelining has been applied to the base design of the DCT, which significantly improves the performance by reducing the longest path in the non-pipeline design. The DCT has been implemented using semi-custom VLSI design methodology using the TSMC 0.13um process technology. Results show that our DCT designs can run up to around 1.7 Giga pixels/s, which is well above the timing required for real-time ultra-high definition 8K video.
Item Type: | Conference or Workshop Item (Paper) |
---|---|
Additional Information: | RADIS System Ref No:PB/2016/08282 |
Uncontrolled Keywords: | pipeline, video coding |
Subjects: | T Technology T Technology > TK Electrical engineering. Electronics Nuclear engineering |
Divisions: | Advanced Informatics School Research Management Centre |
ID Code: | 66991 |
Deposited By: | Siti Nor Hashidah Zakaria |
Deposited On: | 18 Jul 2017 04:19 |
Last Modified: | 18 Jul 2017 04:19 |
Repository Staff Only: item control page