Modeling and Analysis of Ballistic Carbon Nanotube Field Effect Transistor (CNTFET) with Quantum Transport Concept

Heng Chin Chuan

A project report submitted in partial fulfillment of the requirements for the award of the degree of Master of Engineering (Computer and Microelectronics Systems)

> Faculty of Electrical Engineering Universiti Teknologi Malaysia

> > **MAY 2007**

To my beloved father, mother and sister.

#### ACKNOWLEDGEMENTS

I would like to express my heartiest gratitude to my project advisor, Associate Professor Dr. Razali Ismail, for his invaluable advices and consecutive support which make the whole work possible. He teaches and guides me on how to approach a difficult project topic with the simple and neat ways. Working with Dr. Razali is a priceless experience and his contribution to this work is more then what can described in words.

Finally, I want to thanks my beloved parents, sister and grandparent, for their love and support to my works.

#### ABSTRACT

Aggressive scaling of CMOS has led to higher and higher integration density, the higher performance of devices, low power consumption and more complex function. However, it will eventually reach its limit in future. As device sizes approach the nanoscale, new opportunities arise from harnessing the physical and chemical properties at the nanoscale. Carbon Nanotubes are considered as the most promising carbon nanostructure material is realizing the nanoelectronic transistors back in year 1991. The objective of this project is to create a modeling of next generation field effect transistors (CNTFET) to model the characteristics of the devices. Modeling of semiconductor devices is critical in understanding factors which may affect their performance. This allows greater understanding of the underlying physics and aids optimization in both materials and lowers development costs by reducing the time and effect between design and fabrication of working prototypes. The overall project is uses the concept of a Carbon Nanotube technology along with its application in Carbon Nanotube field effect transistors, physic of Carbon Nanotube, and quantum transport theory to create an equivalent universal SPICE model. Numerical simulation studies are carried out by using MATLAB program to understand the device physic and the performances of transistor are compared with conventional MOSFET. Further analysis has been made on changing some transistor parameter (for example the oxide thickness, carbon nanotube diameter and etc) to further understand what controls and how to improve the transistor performance.

#### ABSTRAK

Pengskalaan peranti CMOS yang agresif terhadap skala nano telah membawa kepada peningkatan pelbagi faktor termasuk densiti integrasi, pencapaian prestasi peranti, kompleksiti fungsi dan penurunan kadar pengunaan kuasa. Akan tetapi, fenomena ini akan mencapai tahap di mana pengecilan skala tidak dapat lagi dijalankan. Pengecilan saiz peranti terhadap skala nano telah membangkitkan kaedah-kaedah untuk menaikkan lagi prestasi pada tahap skala nano secara fizikal and kimia. Nanotiub karbon dianggap sebagai bahan struktur nano yang terbaik dalam usaha merealisasikan transistor nanoelektronik pada tahun 1991. Objektif projek ini adalah untuk memodelkan ciri-ciri peranti transistor karbon nanotiub kesan medan generasi baru CNTFET. Pemahaman yang mendalam terhadap faktor-faktor adalah kritikal dalam pemodelan peranti semikonduktor yang mungkin mengubah tahap prestasi peranti tersebut. Dengan ini, pemahaman yang lebih mendalam dalam bidang fizik dan pengoptimasi bantuan dalam bahan dapat dicapai di samping mengurangkan kos dengan mengurangkan masa dan kesan di antara rekabentuk dan fabrikasi prototaip. Secara keseluruhan, projek ini menggunakan konsep teknologi karbon nanotiub dalam pengaplikasian dalam transistor karbon nanotiub kesan medan, sifat fizik karbon nanotiub dan teori kuantum pengangkutan untuk menghasilkan model SPICE yang setara. Simulasi telah dijalankan dalam MATLAB untuk memahami dengan dalam sifat fizik dan tahap pencapaian transistor berbanding MOSFET konvensional. Analisis yang lebih lanjut telah dijalankan dengan penukaran parameter transistor contohnya ketebalan oksida, diameter nanotiub karbon dan lain-lain untuk menyelidik faktor yang mengawal dan juga caracara yang dilakukan untuk meningkatkan tahap prestasi transistor.

### **TABLE OF CONTENTS**

CHAPTER		TITLE	PAGE
	DECLARATIO	)N	ii
	DEDICATION		iii
	ACKNOWLED	GEMENTS	iv
	ABSTRACT		V
	ABSTRAK		vi
	TABLE OF CO	INTENTS	vii
	LIST OF TABI	LES	Х
	LIST OF FIGU	RES	xi
	LIST OF SYMI	BOLS	xiv
1	INTRODUCTI	ON	
	1.1 Background	d and Research Motivation	1
	1.2 Scopes of V	Vork	4
	1.3 Outline of t	he Project Report	4
2	OVERVIEW O	F CARBON NANOTUBE	
	2.1 Introduction	n of carbon nanotube and why we	6
	choose it		
	2.2 Physic of C	arbon Nanotube	8
	2.2.1 H	ybridization	9
	2.2.2 C	arbon Nanotube Molecular structure	11
	2.2.3 C	hiral Vector	12
	2.2.4 N	fetallic and Semiconducting Nanotube	17

TR	ANSISTOR TECHNOLOGY AND	
LIT	ERATURE REVIEW	
3.1	Introduction	2
3.2	Type of CNTFET	2
	3.2.1 Back gate CNTFET	2
	3.2.2 Top gate CNTFET	2
	3.2.3 Others CNTFET	3
3.3	Current Available CNT Technology	3
3.4	Process to build a Top Gate CNTFET	4
3.5	Summary	4
ME	THODOLOGY OF IMPLEMENTATION	
4.1	Basic theory	4
	4.1.1 Transport Mechanism	4
	4.1.2 Drain Current	4
4.2	Self-consistent simulation scheme and NEGF	4
	formulism	

# 

	1.1.1	Transport meenamism	•••
	4.1.2	Drain Current	46
4.2	Self-cons	sistent simulation scheme and NEGF	49
	formulis	m	
	4.2.1	Self-Consistent	50
	4.2.2	NEGF formulism	51
4.3	Step-by-	Step of implementation	54
4.4	Summary	у	59

## **RESULT ANALYSIS AND DISCUSSION**

5.1	Result and discussion from the simulation		60
	5.1.1	Potential energy profile along the channel	61
	5.1.2	90nm technology (80nm Gate Length)	62
		studies	
	5.1.3	Comparison process shrink IV	64
		characteristic	
5.2	Oxide Tl	nickness	66

5.3	Diameter CNT effect on Drain Current	67
5.4	Summary	69

# 6 CONCLUSION AND FUTURE WORK

6.1	Conclusion	70
6.2	Future Work	72

### REFERENCES

73

APPENDIX A	Matlab source code	76
APPENDIX B	The source/drain self-consistent in real space	82
APPENDIX C	Model Hamiltonian	84
APPENDIX D	Local Density of States	89

# LIST OF TABLES

### TABLE

NO.	TITLE	PAGE
2.1	Isomers made of carbon	10
2.2	Classification of carbon Nanatube	16
3.1	Comparison of key performance parameters for CNTFET and	30
	MOSFETs	
3.2	Comparison of device parameters for a 260nm long CNTFET	40
	against state of the art Si MOSFETs.	

### LIST OF FIGURES

### FIGURE

NO.	TITLE	PAGE
1.1	Moore's Law and IC technology projection	2
2.1	Electron micrographs of the first (multi wall) carbon nanotubes	8
	and cross sections.	
2.2	Formation of carbon nanotube from graphite sheet, nanotube	11
	structure with fullerene 'cap' and fullerene molecule	
2.3	Definition of chiral vector in the hexagonal lattice	12
2.4	Some chiral vector directions with different values of (n, m)	15
	are shown	
2.5	Different chiral vectors in unfolded carbon nanotube lattice	15
2.6	Different of the armchair and zigzag nanotube	16
2.7	Possible chiral vectors for a nanotube. The solid circles and	17
	open circles denote metallic and semiconducting tubes	
	respectively	
2.8	Metallic and semiconducting carbon nanotube.	18
2.9	Electronic properties of 2 different carbon nanotube	19
3.1	Early CNTFET structure. The CN is draped over noble metal	21
	source and drain electrodes.	
3.2	Tapping-mode AFM image of an individual carbon nanotube	23
	on top of three Pt electrodes.	
3.3	Suggested band diagram of the device	24
3.4	Two probe $I-V_{bias}$ curves for various values of the gate voltage	25
	(V <sub>gate</sub> ).	

3.5	Output characteristics of SWNT FET measured for $V_{g}^{=}$ -	26
	6,0,1,2,3,4,5 and 6 V. Transfer characteristic.	
3.6	I-V characteristics of p-type CNTFET employing metallic Co	27
	or TiC contacts	
3.7	Schematic side view of a bottom gate CNTFET	28
3.8	Schematic cross section of top get CNTFET	29
3.9	Schematic diagram of the potassium doping setup.	31
3.10	Variation of conductance with gate voltage in MW CNTFET at	34
	different temperatures	
3.11	CNTFET (presented by Infineon Technology in Nov 2003).	34
3.12	The processes to build a vertical CNTFET	35
3.13	CNTFET vs Si-MOSFET projections	36
3.14	Logic device ("NOT" gate) made with two ambipolar	37
	CNTFETs	
3.15	Intra-nanotube inverter	38
3.16	Single walled carbon nanotube bundles	39
3.17	Process of Top Gate CNTFET	41
4.1	Qualitative response of the nanotube conduction and valence	44
	band on the gate voltage for a fixed negative source-drain	
	voltage	
4.2	Carbon nanotube FET model geometry	47
4.3	Generic transistor with coupled source/drain contact	52
4.4	Self-consistent iteration between the NEGF transport and	52
	electrostatic Poisson equation	
4.5	The diagram is an example of $(n,0)$ zigzag nanotube	55
4.6	CNTFET model	57
4.7	Flow chat of the simulation process	58
5.1	Energy profile	61
5.2	The energy profile along the channel when the $V_D$ and $V_G$ =	62
	0.6; and $I_D = 13.9uA$ when $V_D$ and $V_G = 0.6$ .	
5.3	80nm channel length CNTFET $I_D/V_G$ plot	63
5.4	80nm channel length CNTFET $I_D/V_D$ plot	63
5.5	IV characteristic of 80nm channel length MOSFET plot	64

5.7	2nm oxide thickness IV characteristic	66
5.8	(a) $\sim$ 2.5 nm diameter CNT transistor, (b) $\sim$ 1.3 nm diameter	68
	CNT transistor. Oxide thickness is 2nm. Data obtained from	
	Joerg Appenzeller IBM	
5.9	The IV characteristic of 1nm and 2nm diameter CNT transistor	68
B1	Computing the source self-energy for a zigzag nanotube	83
C1	The channel of the devices represented by an atomistic	84
	Hamiltonian matrix	
C2	The effective mass Hamiltonian matrix in 1D can be visualized	86
	as a 1D array of unit cells each with energy $E_c + 2t_0$ bonded to	
	its nearest neighbors by t <sub>0</sub>	
C3	The effective mass Hamiltonian matrix can be depicted	86
	schematically as a 3D network of unit cells	
C4	The effective mass change from $m_1$ to $m_2$ Hamiltonian matrix	87
D1	A channel connected to one contact. The set of discrete levels	90
	broaden into continues density of state as shown	
D2	a\A channel described by [H] is connected though $[\tau]$ to a	90
	contact described by [H <sub>R</sub> ]	
D3	A channel with a single energy level s coupled to a reservoir	91
	with a dense set of energy levels $\{\epsilon_R\}.$ The local density of	
	states on the channel shows a single sharp level before being	
	coupled to the reservoir.	
D4	1D wire modeled with a one-band effective mass Hamiltonian	96
D5	1D wire with a <i>single</i> unit cell and add self-energy terms to	96
	account for the two semi-infinite wires on either side	
D6	1D wire modeled effective mass Hamiltonian	97

80nm channel length vs. 40nm channel  $I_D/V_D\, plot.$ 

5.6

### LIST OF SYMBOLS

$U_{sc}$	Self-consistent potential at top barrier
q	Electronic charge
h	Planck's constant (eV-s)
$I_D$	Drain current
Ion	On-current
$I_{off}$	Leakage current
$k_B$	Boltzman's constant (eV/K)
Ε	Fermi level
Т	Operating Temperature
Н	Hamiltonian matrix
$E_0$	Permittivity of free space
т	Free electron mass

 $\rho$  Density matrix

### LIST OF APPENDICES

APPENDIX	TITLE	PAGE
А	Matlab Cobe	76-81
В	The source/drain self-energies in real space	82-83
С	Model Hamiltonian	84-88
D	Local Density of States	89-97

### **CHAPTER 1**

### **INTRODUCTION**

This project proposes a ballistic carbon nanotube field effect transistor modeling with applying quantum transport concept and analyzing the output of the transfer characteristic (I-V characteristic) with different parameter on input and comparing the result with conventional MOSFET. In this chapter, we will present the background and research motivation, scopes of project. The chapter will end with outline of the project report.

#### 1.1 Background and Research Motivation

The progress in silicon technology continues to outpace the historic pace of Moore's Law, but the end of device scaling now seems to be only 10-15 years away. Therefore, it is of intense interest to find new, molecular-scale devices that might complement a basic silicon platform by providing it with new capabilities - or that might even replace existing silicon technology and allow device scaling to continue to the atomic scale. As device sizes approach the nanoscale, new opportunities arise from harnessing the physical and chemical properties at the nanoscale. Chemical

synthesis, self-assembly, and template self-assembly promise the precise fabrication of device structures or even the entire functional entity. Quantum phenomena and dimensional transport may lead to new functional devices with very different power/performance tradeoffs. New materials with novel electronic, optical, and mechanical properties emerge as a result of the ability to manipulate matter on a nanoscale. It is now feasible to contemplate new nanoelectronic systems based on new devices with completely new system architectures, for examples: - nanotubes, anowires, molecular devices, and novel device concepts for nanoelectronics.

Of the various material systems and structures studied so far, carbon nanotubes have shown particular promise owing to their nanoscale size and unique electronic properties. Recently carbon nanotube field effect transistors (CNTFETs) have been fabricated successfully. It is reported that they have shown better performance than present silicon transistors of equivalent size.



Fig 1.1: (a) Moore's Law and (b) IC technology projection.

As the MOSFET gate length enters nanometer scale, however, short channel effect such as threshold voltage roll-off and drain-induced-barrier-lowering (DIBL) [1, 2] become increasingly significant, which limits the scaling capability of planar bulk or silicon-on-insulator (SOI) MOSFET. Several leakage current mechanisms in MOSFET such as reverse-bias p-n junction current, weak inversion current and drain induced barrier lowering (DIBL) current [3] are being introduced by short-channel

effect. Tunnelling effect in nano scale MOSFET is also impacting the performance of the transistor. Normally the separation between 2 transistors is made by inserting material that acts as a barrier. However, come to nano-scale transistor the transistor size and the distance between 2 transistor is also been scaled down, it cause the carries of 1 MOSFET cross the barrier and effect to another MOSFET are close to it. The tunnelling effect increasing exponentially as the barrier distance is decreased. Threshold voltage and gate oxide thickness are major issues/factor to introduce the leakage current in nano-scale MOSFET transistor.

Scaled down the conventional MOSFET not only bring to transistor performance issues but also to fabrication problem. The limitation of the MOSFET technology due to the fact that Zener breakdown will occur at source/substrate junction, lithography limitation and also the yield control for the product are the limitation to continue scaled the conventional MOSFET into smaller sizes.

The low carrier mobility in silicon (compared to carbon nonotube) maybe also degrades the MOSFET transistor performance. For those reasons, the new devices CNTFET, new channel materials, is being extensively explored.

This project work is used same 90nm technology transistor channel length to prove the CNTFET can provide better transistor performance compared to conventional MOSFET technology. The data collected from the simulation will be compared to conventional equivalent MOSFET technology and conclude with some analysis studies. With this data, the challenging for fabrication in sub-nanometer can be reducing. The experiments also will carry-out with differences parameter of voltage supply, diameter of Carbon Nanotube, oxide thickness and channel length to studies the effect of CNTFET transistor performance.

#### **1.2** Scopes of Work

Based on available resources, limited time frame and expertise, this research project is narrowed down to the following scope of work:

- 1. Studying the quantum transport mechanism and applied the concept into ballistic CNTFET modeling by using MATLAB program.
- 2. Simulate the transfer characteristic and collecting data.
- 3. Analyze the simulation result and compared to conventional MOSFET transistor performance and conclude the output.
- Input differences parameter of voltage supply, properties of Carbon Nanotubes, oxide thickness and channel length and studies the effect to CNTFET performance.

#### **1.3** Outline of the Project Report

This report is organized into six chapters. The first chapter will covers the background, problem statement, objectives and the scopes of the project.

In chapter 2, we mainly are giving some brief introduction on physic of Carbon Nanotube and the reason of why choose Carbon Nanotube. Some of the detail of the physic for example hybridization, Carbon Nanotube Molecular structure, Chiral Vector and Metallic and Semiconducting Nanotube also will be covered in this chapter. Chapter 3 will summarize the current Carbon Nanotube FETs and some future CNTFET concept being proposed by the researchers. Some of the current available technology for CNTFET manufacturing and a brief idea on Top gate CNTFET fabrication also will be covered.

Chapter 4 outlines some methodology of implementation for Ballistic CNTFET Modeling. The chapter will start with the basic theory of transport mechanism and drain current studies. The quantum transport solver NEGF formulism will also been covered in this chapter in order to provide a better understanding for the entire modeling. Step-by-step of implementation will be detail discuss in the following session, and hardware/software for this project will be listed as well.

Chapter 5 presents the studies of the simulation result and the analysis of this project.

Finally in Chapter 6, concludes the whole thesis and gives the direction or recommendation for future work.