Tang, Jia Wei and Shaikh Husin, Nasir and Sheikh, Usman Ullah (2014) FPGA implementation of RANSAC algorithm for real-time image geometry estimation. In: 2013 11th IEEE Student Conference on Research and Development, SCOReD 2013, 16 December 2013 - 17 December 2013, Putrajaya, Malaysia.
|
PDF
389kB |
Official URL: http://dx.doi.org/10.1109/SCOReD.2013.7002592
Abstract
Random Sample Consensus (RANSAC) is commonly used in many estimation tasks especially in computer vision applications due to its simplicity. This paper presents a hardware/software co-design implementation of RANSAC algorithm for real-time affine geometry estimation on a field programmable gate array (FPGA) platform. Double buffering technique is used to store and process data in pipeline. Experimental result shows that the proposed system managed to speed up the software process by about 11.4 times for 100 data points. The proposed architecture was also tested on Altera DE2-115 with 100 MHz NiosII Processor running to handle a video stream of 30 frames per second.
| Item Type: | Conference or Workshop Item (Paper) |
|---|---|
| Uncontrolled Keywords: | embedded hardware system, FPGA, image geometry estimation, RANSAC |
| Subjects: | T Technology > TK Electrical engineering. Electronics Nuclear engineering |
| Divisions: | Electrical Engineering |
| ID Code: | 59276 |
| Deposited By: | Haliza Zainal |
| Deposited On: | 18 Jan 2017 01:50 |
| Last Modified: | 05 Sep 2021 04:42 |
Repository Staff Only: item control page
