

AN ENHANCED SIMULATED ANNEALING APPROACH FOR
CYLINDRICAL, RECTANGULAR MESH, AND SEMI-DIAGONAL TORUS
NETWORK TOPOLOGIES

NORAZIAH BINTI ADZHAR

A thesis submitted in fulfilment of the
requirements for the award of the degree of
Doctor of Philosophy (Mathematics)

Faculty of Science
Universiti Teknologi Malaysia

NOVEMBER 2015

To my beloved father and mother,
To my family and friends,
To all muslim ummah.

ACKNOWLEDGEMENT

All praise is to Allah **سُبْحَانَهُ وَتَعَالَى**, the truth and the only God deserved of All Praises and Submissions. Peace and blessing to the blessed and chosen prophet, Muhammad **صلى الله عليه وسلم**, who is the messenger and the teacher of truth. There is no power except by the power of Allah and I humbly return my acknowledgement that all knowledge belongs to Allah. I thank Allah for granting me this opportunity to broaden my knowledge in this field. Nothing is possible unless He made it possible.

A lot of work, time, effort and energy were place upon this research. Nonetheless, the journey going through the process of becoming learned and experienced individual, with more courage and perseverance was a very tough one. First and foremost I would like to express my deepest appreciation to my supervisor, Prof. Dr. Shaharuddin Salleh for unchallenged patient, for exhausted support and for always believe in me. His extensive knowledge and guidance have been of great help throughout the process from the initial stage, all the way through to the end. I acknowledge, appreciate, and return the love and support of my family, without whom I would be lost. To En. Adzhar and Pn. Maisarah, thank you very much for your continuous support. May Allah bless all of you.

My very special thanks goes to Pn. Farhana binti Johar for words of encouragement and for solving technical problems I faced with computer program promptly. Last but not least, special thanks to Ministry of Education for the scholarship given and Universiti Teknologi Malaysia for supporting part of this research. My sincere appreciation is to all colleagues and others who have help me in any ways either direct and indirectly. Thank you all.

ABSTRACT

A multiprocessing system has processor-memory modules in a network which is always referred to as net. In many cases, the modules are placed in a regular arrangement such as rectangular grid, bus, star and hypercube. In this research, we proposed one conceptual model and two network topologies for routing the elements of the network. In the first model, a static single-row network was transformed into a dynamic three-dimensional cylindrical model. This new routing model has its axis perpendicular to single-row planes, which gives the advantage of allowing unlimited connections between the pairs of elements based on the program requirements. The single-row routings in each network were produced optimally using the earlier model called Enhanced Simulated Annealing for Single-row Routing (ESSR). In the second part of this research, mesh network topology which consists of an array of square cells was proposed as our routing platform to achieve a complete automatic routing. The problem was further split into two cases; first, a fully gridded network to minimize the number of layers and second, the obstacle avoidance network model. Dijkstra's shortest path algorithm was used to provide the shortest path for each net. The arrangement was further refined using a simulated annealing method. From this technique, the minimum number of layers was produced to complete the routing with lower energy level and to provide the best path if it exists, with the presence of obstacles. The last part of this research is an extension of our previous work, where a more scalable and regular network called semi-diagonal torus (SD-Torus) network was used as a routing platform instead of the mesh network. The performance of SD-Torus network was much better compared to torus and mesh networks in terms of energy level and the number of routed nets. The network topology performed complete routing up to 81 nodes with 80 nets in 9×9 network size. This technique maximizes the number of nets through the minimum energy. The simulations for each network are developed using Microsoft Visual C++ 2010 programming language.

ABSTRAK

Sebuah sistem multipemrosesan terdiri daripada pasangan modul prosesor-memori dalam sebuah rangkaian yang sering dirujuk sebagai jaring. Dalam kebanyakan kes, modul ini disusun dalam susunan yang tetap seperti grid segi empat tepat, *bus*, torus dan hiperkiub. Dalam penyelidikan ini, kami mencadangkan satu model konseptual dan dua topologi rangkaian bagi menghalakan setiap elemen di dalam rangkaian. Dalam model yang pertama, sebuah rangkaian baris tunggal yang bersifat statik telah dijelmakan menjadi sebuah model silinder tiga dimensi yang dinamik. Model laluan yang baharu ini mempunyai paksinya seranjang kepada satah baris tunggal yang mempunyai kelebihan untuk membenarkan jumlah sambungan tanpa had bagi setiap pasangan elemen, bergantung kepada keperluan program. Laluan baris tunggal bagi setiap rangkaian dihasilkan secara optimum melalui program terdahulu yang dipanggil Simulasi Penyepuhlindungan yang dipertingkatkan bagi Laluan Baris Tunggal (ESSR). Dalam bahagian yang kedua bagi kajian ini, rangkaian topologi mesh yang terdiri daripada susunan sel segi empat sama dicadangkan menjadi landasan laluan bagi mencapai laluan automatik yang lengkap. Masalah ini kemudiannya dibahagikan kepada dua kes, kes pertama, model bergrid penuh untuk meminimumkan bilangan lapisan dan kes kedua, model penghindaran halangan. Algoritma laluan terpendek Dijkstra diguna pakai untuk menghasilkan laluan terpendek bagi setiap jaring. Susunan setiap jaring pula ditapis lagi menggunakan kaedah simulasi penyepuhlindungan. Daripada teknik ini, lapisan minimum dapat dihasilkan bagi melengkapkan laluan dengan tahap tenaga yang lebih rendah dan juga memberi laluan terbaik jika wujud walaupun dengan kehadiran halangan. Bahagian terakhir penyelidikan ini merupakan lanjutan kepada kajian terdahulu kami, di mana rangkaian yang lebih mudah diskalakan dan beraturan tetap yang dinamakan Rangkaian Torus Separuh Perpenjuru (SD-Torus), digunakan sebagai landasan laluan menggantikan rangkaian mesh. Prestasi rangkaian SD-Torus adalah lebih baik dibandingkan dengan rangkaian torus dan mesh dari segi tahap tenaga dan bilangan jaring yang dihalakan. Topologi rangkaian ini melaksanakan laluan lengkap sehingga 81 nod dengan 80 jaring di dalam rangkaian bersaiz 9×9 . Teknik ini memaksimumkan jumlah sambungan jaring melalui tahap tenaga yang minimum. Simulasi bagi setiap rangkaian dibina menggunakan bahasa pengaturcaraan Microsoft Visual C++ 2010.

TABLE OF CONTENTS

CHAPTER	TITLE	PAGE
	DECLARATION	ii
	DEDICATION	iii
	ACKNOWLEDGEMENTS	iv
	ABSTRACT	v
	ABSTRAK	vi
	TABLE OF CONTENTS	vii
	LIST OF FIGURES	xi
	LIST OF TABLES	xv
	LIST OF SYMBOLS	xvii
	LIST OF APPENDIX	xix
1	INTRODUCTION	1
	1.1 Research Background	1
	1.2 Motivation	6
	1.3 Problem Statement	6
	1.4 Research Problems	7
	1.5 Research Objectives	8
	1.6 Scope of the Study	8
	1.7 Significance of Findings	8
	1.8 Research Workflow	9
	1.9 Thesis Outline	13

2	LITERATURE REVIEW	15
2.1	Introduction to Electronic Design Automation (EDA)	15
2.2	Mathematical Model	17
2.3	Routing in PCB/VLSI Design	19
2.4	Single-row Routing Problem	20
2.5	Global Routing Problem	22
	2.5.1 Global Routing Methods	24
2.6	The Single-source Shortest Path problem	25
	2.6.1 Eigenvalue of an Adjacency Matrix	27
	2.6.2 Breadth-first Search Method	29
	2.6.3 Example on BFS	29
	2.6.4 Dijkstra's Algorithm	32
	2.6.5 Example of Dijkstra's Algorithm	34
	2.6.6 Proof of Correctness of Dijkstra's Algorithm	36
	2.6.7 Related Algorithms	37
	2.6.8 Applications of Dijkstra's Algorithm	40
2.7	Exact Method and Approximate Method	41
	2.7.1 Simulated Annealing Technique	41
2.8	Interconnection Networks	43
	2.8.1 Network-on-Chip Topologies	43
2.9	Conclusion	47
3	THREE-DIMENSIONAL CYLINDRICAL MODEL FOR SINGLE-ROW DYNAMIC ROUTING	49
3.1	Introduction	49
3.2	Problem Background	51
3.3	Energy Level Diagram and Graphical Realization	53
3.4	Enhanced Simulated Annealing for Single-row Routing (ESSR)	56
3.5	Multi Connection of Pins Using the Cylindrical Model	59

3.5.1	Maximum Possible Net Ordering	59
3.6	The Dynamic SA-CM Model	65
3.7	Simulation Results	69
3.8	Conclusion	71
4	SEQUENTIAL GLOBAL ROUTING PROBLEM IN VLSI DESIGN	73
4.1	Introduction	73
4.2	Problem Statement	77
4.3	Mathematical Model	78
4.4	The Impact of Net Ordering on Global Routing	80
4.5	Heuristics Improvement	81
4.5.1	Simulated Annealing Method	82
4.5.2	Initial Algorithm for Routing	82
4.5.3	Routing Algorithm	83
4.5.4	Greedy Method	85
4.6	Layers for The Minimization Model	87
4.6.1	Simulation Results	88
4.7	Obstacle-Avoiding Problem	97
4.7.1	Simulation Results	199
4.8	Conclusion	104
5	SEMI-DIAGONAL TORUS NETWORK FOR GENERAL PURPOSE NETWORKING APPLICATIONS	105
5.1	Introduction	105
5.2	Problem Statement	108
5.3	Mesh and Torus Network Topologies	109
5.3.1	Mesh Network Topologies	109
5.3.2	Torus Topologies	110

5.4	Semi-Diagonal Torus Network	111
5.4.1	Topological Properties	112
5.4.2	Network Diameter	113
5.4.3	Number of Communication Links in a Network	115
5.4.4	Topological Properties Comparison	118
5.5	SA-SDT Routing Network	118
5.6	Simulation Results	120
5.6.1	Comparison Between Network Topologies	121
5.6.2	Comparison Between Simulated Annealing and Greedy Method	126
5.7	Conclusion	128
6	CONCLUDING REMARKS AND FURTHER WORK	130
6.1	Summary of Findings	130
6.2	Suggestions for Further Research	134
	REFERENCES	135
	Appendix	148

LIST OF FIGURES

FIGURE NO.	TITLE	PAGE
1.1	The demand for electronic circuits during vacuum-tube era and during the invention of transistor and ICs.	2
1.2	The chip scope and the sequence of technologies in circuit integration.	3
1.3	Evolution on bus on-chip communications.	4
1.4	A 4×4 mesh NoC topology.	5
1.5	Research workflow.	12
2.1	General flow of physical design.	16
2.2	The single-row routing terminologies.	21
2.3	(a) Partitioned layout into $n \times n$ rectangular array. (b) Resource modeling. (c) Global-routing graph.	23
2.4	Previous approach on sequential global routing.	24
2.5	A connected graph.	26
2.6	Graph to be explored using breadth-first search method.	30
2.7	The neighbors of vertex 1 have been explored and queued up.	30
2.8	Current status of BFS progress. Next entries in the queue list are vertex 5 and vertex 6.	31
2.9	The BFS tree constructed from graph shown in Figure 2.6.	31
2.10	The connected graph.	34
2.11	The schematic illustration for the justification of Lemma 2.1.	36

2.12	Several popular approaches to single-source and all pairs shortest path problem.	39
2.13	Simulated annealing graph.	42
2.14	The hardware model of processing system [105].	43
2.15	DMesh network topology.	44
2.16	XTorus network topology.	45
2.17	DTorus network topology.	45
2.18	Related NoC topologies.	47
3.1	Node axis.	51
3.2	A regular hexagon has 6 lines of symmetry, a regular octagon has 8 lines of symmetry but a circle has unlimited symmetrical axis.	52
3.3	The components of cylindrical model.	52
3.4	Formation of interval lines for $L = \{N_3, N_1, N_2, N_5, N_4\}$.	53
3.5	The reference line that joint each i^{th} and $(i+1)^{\text{th}}$ points in the diagram.	54
3.6	The energy level diagram for the interval graphical representation of Figure 3.2.	55
3.7	Graphical realization for net ordering $L = \{N_3, N_1, N_2, N_5, N_4\}$.	55
3.8	ESSR Flowchart [20].	58
3.9	A tree diagram to calculate maximum number of net orderings for n number of pins.	62
3.10	Front view of the cylindrical model showing the axis a_i for all 15 planes.	66
3.11	The position of the respective planes for all single-row routing realizations in the cylindrical model for $n = 6$. (The drawing for L_5 and L_{12} is omitted due to limited drawing space. The realization of these sequences have been provided in Table 3.3)	68
3.12	The minimization of energy level.	70

3.13	The minimization of congestion level.	70
3.14	The minimization of number of doglegs.	70
3.15	Time taken to achieve optimal arrangement.	71
4.1	Example of a network with random vertices.	74
4.2	Example of a network in rectangular array pattern.	75
4.3	Partitioned layout into $N_x \times N_y$ rectangular array	77
4.4	(a) Routing realization with bad net ordering. (b) Routing realization with better net ordering.	80
4.5	Routing region of size 8×8 .	87
4.6	#Connections at all iterations for $N = 4$.	90
4.7	Energy level improvements among $R = 6$.	91
4.8	(a) #Connections at all iterations. (b) #Connections among all acceptable moves.	92
4.9	The algorithm gradually decreased the energy level for $R = 22$.	93
4.10	#Connections at all iterations in the second layer.	94
4.11	Minimization of energy level.	94
4.12	Final wiring tracks on each layer using simulated annealing for $p = 8$.	95
4.13	Maximization of R using simulated annealing and greedy method.	95
4.14	Minimization of E using simulated annealing and greedy method.	96
4.15	Detours in obstacle-aware shortest path problem.	97
4.16	Routing in layout of size 9×9 with the presence of obstacles.	98
4.17	Placement of obstacle in 7×7 routing network.	99
4.18	(a) Placement of obstacles. (b) Number of connections versus iterations no.	100

4.19	(a) Placement of obstacles. (b) Number of connections versus iterations no.	101
4.20	(a) Route shortest path first. (b) Route longest path first.	102
4.21	(a) Maximization number of R among four cases with increasing obstacles placement and net requirement. (b) Minimization of E for all cases.	103
5.1	Mesh network topology.	110
5.2	Torus network topology.	110
5.3	A six-degree node in SD-Torus network.	111
5.4	SD-Torus interconnection network.	112
5.5	Network diameters for mesh network.	113
5.6	Example of the longest shortest path in torus network with odd and even number of nodes.	114
5.7	Example of largest hop count in SD-Torus is when connecting node 8 with node 29.	114
5.8	Number of communication links in an $n \times n$ mesh network.	115
5.9	Number of wraparound links in torus.	116
5.10	Calculation of diagonal links and diagonal wraparound links in SD-Torus.	117
5.11	Simulation results for 6×6 network size	125
5.12	Simulation results for 8×8 network size	125
5.13	Number of R over 8×8 torus and SD-Torus network	126
5.14	Number of R and E over $6 \times 6, 8 \times 8$ and 10×10 SD-Torus network.	126
5.15	Number of R and E over 11×11 and 12×12 SD-Torus network.	127

LIST OF TABLES

TABLE NO.	TITLE	PAGE
3.1	All possible routings for $n = 4$.	59
3.2	Net ordering for $n = 6$.	60
3.3	Single-row routing realizations for $n = 6$.	63
3.4	Inductive relationship for orders of pins up to $n = 20$.	64
3.5	Generating list L for $n = 20$ at ten different time slots.	69
4.1	Calculation for maximizing R .	88
4.2	Calculation of energy level in a routing region.	89
4.3	Input data for problem size 4×4 .	90
4.4	Input data for problem size 8×8 .	91
4.5	Remaining nets to be routed in the second layer.	93
4.6	Calculation of R and E in $p = 4$ routing region.	99
4.7	The whole result.	103
5.1	Pros and cons for bus-based architectures and NoCs [142].	106
5.2	Topological properties comparisons.	118
5.3	Calculations for maximizing R in mesh network.	121
5.4	Calculations for maximizing R in torus and SD-Torus.	122
5.5	Calculations of energy level in mesh network.	123
5.6	Calculations of energy level in torus network.	123

5.7	Calculations of energy level in SD-Torus network.	123
5.8	Simulation results for 4×4 network size with random data.	123
5.9	The whole result.	128

LIST OF SYMBOLS

N_x	-	Array of mesh-connected processors in x -axis.
N_y	-	Array of mesh-connected processors in y -axis.
R	-	Successful routed nets.
a_{ij}	-	Matrix representing sequence number and nets.
m	-	Total number of nets.
i	-	Sequence number.
j	-	Nets.
E	-	Energy.
d_{ij}	-	Total number of communication links used to connect source and target node.
N_i	-	Net i .
N_j	-	Net j .
Q	-	Level of congestion.
Q_u	-	Upper street congestion.
Q_l	-	Lower street congestion.
D	-	Interstreet crossing or dogleg.
A	-	Adjacency matrix.
x	-	Eigenvector of A .
λ	-	Eigenvalues of A .
I	-	Identity matrix.
T_s	-	Spanning tree of G_s .
T	-	Temperature.
L_i	-	Netlist.

T_k	-	Temperature.
S_i	-	Source node.
T_i	-	Target node.
$p \times p$	-	Network size.

LIST OF APPENDIX

APPENDIX	TITLE	PAGE
1	Publication / Presentations in Journals / Conferences	148

CHAPTER 1

INTRODUCTION

1.1 Research Background

A Printed Circuit Board (PCB) is a board made from glass reinforced plastic with copper tracks, which is the backbone of electrical devices. Traditionally, embedded applications in multimedia, wireless communications or networking have been implemented for PCBs. A PCB system is a composition of discrete integrated circuits (ICs) such as General Purpose Processors, Digital Signal Processors and many more [1]. The revolutionary changes in technologies have help humans in developing more sophisticated electronic devices. Nowadays, electronic devices such as computers, laptops, smartphones, tablet computers with touch screen display and virtual keyboards have no doubt become common tools in our daily lives. Not just that, but in the context of solving large-scale scientific problem, the demand for the use of supercomputers has increased. This fastest type of computer can perform at or nearly the highest operational rate for computers. A supercomputer is very efficient in solving scientific problems that involve three interactive disciplines: theories, experiments and computations. It has been used to solve various complex problems in the field of weather forecasting, structural analysis, electronic circuit design, advanced automation, artificial intelligent, as well as socioeconomics. Its computational part is cheaper, faster and produces more accurate results. Therefore, the demand for research and development in integrated circuit and automated design has also increased rapidly.

This advancement in technologies has been made possible thanks to the evolution of integrated circuits. The first transistor was invented by William Shockley, John Bardeen and Walter Brattain at Bell Laboratories on 16th December 1947 [2]. This was the most important invention in electronics event as it was later made possible for the invention of integrated circuit and microprocessor. A single-transistor integrated circuit was then invented by Jack Kilby in 1958 at Texas Instruments [3]. At first, ICs version in 1962 was just a simple device with two to four digital gates per package. Later on, in 1975, the ICs itself had undergone a great advancement. It was produced with 2000 gates and 4000 bits of memory per package. Such remarkable changes have increased the requirement for electronic circuits. Figure 1.1 illustrates the expansion for the demand.




Figure 1.1 The demand for electronic circuits during vacuum-tube era and during the invention of transistor and ICs.

The inventions of transistors and ICs have given birth to microprocessors. Today, a microprocessor represents the most complex application of transistors [4]. The history of microprocessor starts in 1970, when Intel Corporation released their first microprocessor called Intel 4004 [5]. It was the first commercially available microprocessor. The designing of the chip started in April 1970 and was completed in January 1971.

The quest to increase the number of devices per chip had resulted in a rapid transition from Small-Scale Integration (SSI), Medium-Scale Integration (MSI), Large-Scale Integration (LSI) and Very Large-Scale Integration (VLSI) [6]. This advancement is as illustrated in Figure 1.2.




Figure 1.2 The chip scope and the sequence of technologies in circuit integration.

This integration has significantly reduces manufacturing cost and improves the design in several ways:

- i. **Compactness:** Physically small.
- ii. **Speed:** Higher speed with lower parasitic element (reduced interconnection length)
- iii. **Power Consumption:** Lower.
- iv. **Reliability:** High reliability which improves on-chip interconnection.

A VLSI chip constitutes 10 to 100 million devices compared to SSI that contains transistors numbering in the tens back then [7-8]. The relationship between numbers of transistors per chip versus years has become Moore's first law. According to this law, the transistor count doubles every 18 months [9]. To reflect further growth of complexity, the term Ultra Large Scale Integration (ULSI) has been used for chip with more than 1 million of transistors [10].

On-chip communication also undergoes several stages of evolution as illustrated in Figure 1.3. A shared bus on-chip communication architecture is an upgraded version of custom bus and is the most common way to send data and

commonly found in many commercial System-on-Chips (SoCs) [11]. However, several drawbacks of shared bus such as longer data transmission lead the researchers to focus on hierarchical buses. This type of buses consists of several shared buses interconnected by a bridge to improve the performance. This new topology offers large throughput improvements compared to shared buses such as decreased load per bus. Bus matrix, or also called crossbar switch as discussed in ([12], [13]), is getting increasingly popular for on-chip communication. It consists of several buses in parallel, which connect every master to every slave. This results in wire congestion and makes it impractical to achieve timing closure of the design [14].




Figure 1.3 Evolution on bus on-chip communications.

Network-on-Chip (NoC) is the latest development in the field of VLSI design [15-16]. It is the communication backbone of virtually all large-scale System-on-Chips (SoC) designs. The main feature of NoC is the use of networking technology to establish connection within the chip instead of using buses. Since an integrated system contains billions of transistors composing tens to hundreds of IP cores, the main challenge in NoC is to design on-chip interconnection networks that efficiently connect the IP cores [17]. NoC architecture as proposed in [18] deploys mesh interconnection topology due to its simplest feature in terms of layout perspective. This topology is as shown in Figure 1.4.




Figure 1.4 A 4×4 mesh NoC topology.

However, since mesh network has large network diameter and small bisection width, a lot of new topologies for NoC architecture have been proposed in the literature. This includes the introduction of additional links, some long links, and providing wrap-around links for each pair boundary module. NoC is becoming a more and more popular solution to accommodate a large number of IP cores in a network [17]. Due to its significance and importance for the technology nowadays, the research and development in this field has become really necessary.

In this research, we are concerned in providing a significant contribution in this field in terms of routing process between each pair of the components place onto a routing board. Routing process will result in a set of geometric path for each pair of components and when etched onto a PCB as routing tracks, electrical connectivity between these components is established. Therefore, an automatic routing technique that improves board routability and reduces number of layers required for complete routing process is needed. Three intelligent routing networks have been developed to perform connections between any two-terminal nets in the routing space, namely three-dimensional single-row routing conceptual model, mesh network to minimize number of layers for complete routing and fully gridded mesh network topology with the placement of obstacles, as well as semi-diagonal torus routing network for general purpose networking applications.

1.2 Motivation

There are several reasons that motivate us to conduct research on this topic. These includes

- i. To the best of our knowledge, there is no literature available on the transformation of two-dimensional single-row routing into a dynamic three-dimensional problem and modeled single-row networks in a cylindrical shape.
- ii. Most of the routing method for global routing is an extension of Lee's algorithm. Therefore, another method, such as the shortest path-based algorithm is proposed to solve this routing problem.
- iii. Simulated annealing is a non-greedy probabilistic method but somehow, it always produces acceptable results and works well with combinatorial optimization problem compared to greedy method.

1.3 Problem Statement

The problem in this study consists of the development of intractable engineering routing problems. Routing in a modern chip is a notoriously difficult problem, and even the simplest routing problem that consists of a set of two-pin nets is known to be NP-complete [19]. After the placement phase, a routing method will determine the precise path in the layout for source node S to interconnect with its target node T . These paths must satisfy the design rules and several constraints added to the respective problem.

The main objective is to achieve 100% connections for each pair of nodes in the layout (henceforth regard as net), so that the chip will function correctly. As the advancement in technologies growth, the complexity of the routing process also increases since a single chip may contain billions of transistors, and this number will still grow in the near future [19]. This increasing complexity has made the research

on VLSI routing received much attention in the literature. Basically, the inputs for a routing problem are as follows:

- i. A placed layout with fixed locations of nodes.
- ii. A netlist which is a set of nets routing requirement.
- iii. A set of design rules for manufacturing process.
- iv. A timing budget for each critical net.

From these inputs, at the end of the routing process, we are expected to generate the connections for each net that meets the design rules and optimize the respective objective function.

1.4 Research Problems

Several problems that have been studied in this research include:

- i. How to transform the two-dimensional single-row routing problem into a three-dimensional dynamic model?
- ii. Given a network topology, how to route given a set of two-pin nets in such a way that the paths do not overlap?
- iii. For a general mesh network topology, how to route the nets when the routing platform is utilized with the placement of obstacles?
- iv. What is the extension to the original mesh topology to make it suitable for Network-on-Chip interconnection network?
- v. How is the performance of semi-diagonal torus network when using our proposed routing algorithm?

1.5 Research Objectives

The objectives of this research are:

- i. to model an ordinary single-row routing problem into a dynamic cylindrical model.
- ii. to develop a routing method that uses shortest path-based algorithm and simulated annealing technique.
- iii. to utilize grid routing graph with the placement of obstacles.
- iv. to compare the performance of mesh and torus network with a more scalable and regular network, which is a semi-diagonal torus network (SD-Torus).
- v. to compare the propose routing technique with greedy method.

1.6 Scope of the Study

This research is bounded by the followings:

- i. The proposed solution space is three-dimensional in terms of design.
- ii. The proposed solution is based on approximated methods.
- iii. The parameters that are investigated in this study are initial temperature, temperature reduction rules, temperature setting schemes and stopping criteria.

1.7 Significance of Findings

This study has contributed some new ideas in the field of optimization problem in VLSI design. Through this study, three models have been proposed to perform routing in various branches of VLSI designs, namely single-row routing, global routing and interconnection networks. The first model is a conceptual model

called SA-CM (Simulated Annealing for Cylindrical Model), which is the transformation of an ordinary single-row routing problem into a dynamic cylindrical model, which no one has done this before. For routing problem in mesh, a network topology called SA-RM (Simulated Annealing for Rectangular Mesh) is proposed. Through this topology, two cases have been considered. The first case is a layer minimization network without placement of obstacles and the second one is a full gridded routing model utilized with blocks of obstacles. A significant routing method has been developed for both cases. From the result, it can be observed that there is a specific scheme of net ordering to encounter these two cases. The performance comparison of mesh and torus networks with a more scalable and regular network, which is a semi-diagonal torus network (SD-Torus), has also been studied and SA-SDT (Simulated Annealing for Semi-Diagonal Torus) routing network is proposed in this routing problem. Last but not least, the contribution is in terms of copyrights from papers and possible innovation and development of a tangible product from the work. Most of our research papers have been published in indexed local/international journals. Research papers have also been presented in international conferences (see Appendix).

1.8 Research Workflow

Our research work begins with the transformation of a two-dimensional single-row routing (SRR) into a three-dimensional conceptual model. Firstly, possible shapes to model this transformation have been studied. Then, a cylindrical design has been chosen due to its symmetrical properties along with an infinite number of planes due to the fact that its cross-sectional area is that of a circle. This differs with other shapes that have limited lines of symmetry such as hexagon, octagon and others. This property is very important in order to allow the configuration of the nets to change according to pin connection requirements, thus making it a dynamic model. Several properties of this cylindrical model also are studied.

Then, the maximum possible net ordering for general n number of nodes and produced an inductive relationship has been determined. An optimal result for a single-layer network has been achieved through Enhanced Simulated Annealing technique presented in [20]. Therefore, we are motivated to broad the SRR concept by proposing this transformation. The method in [20] has been studied and implemented to produce optimal configurations for each SRR network producing SA-CM model.

In the second part of our research work, another type of routing technique in the chip design has been studied, which is global routing. In this problem, our routing platform is assumed to be divided uniformly into $N_x \times N_y$ and the resulted routing graph is considered as an array of mesh-connected processors. This network is called as SA-RM and is further split into two cases. In the first case, we consider SA-RM network topology to minimize the number of layers to achieve a complete routing. For the second case, the network is further utilized with the placement of obstacles. The problem is mainly about performing connections for each pair of nodes in the graph, and the path taken must follow the communication links. This will allow for a simpler representation even though it reduces freedom during routing. The main objective of this problem is to seek the maximum number of connections while minimizing the level of congestion throughout the region. Then, the objective function for this problem has been developed.

In this study, it is important to have all pins connected in the shortest way to reduce the energy level in the routing region. Therefore, several possible methods have been studied for this purpose. Most of the routing algorithm reported in the literature is an extension to Lee's algorithm [21]. Even though it guarantees to find the minimum cost possible path if it exists, its searching nature based on wave propagation is slow. Therefore, we are motivated to use Dijkstra's algorithm, which is based on a Breadth-first Search method. Then, to further refine the sequences, simulated annealing method, a metaheuristic method, is applied.

When solving the routing problem in mesh network, several drawbacks of this topology have been noticed. It is a powerful candidate for general-purpose routing due to its simplicity and easy to implement. However, when designing a network topology for Network-on-Chip (NoC), it is the worst in this class. Its limited number of communication links degrades the performance as the network size increases. Several outstanding topologies in the literature have been studied and it has been noticed that regular and symmetrical interconnection networks lead to a better implementation in terms of their routing algorithm and routers as well [22-23]. Therefore, a routing network called SA-SDT which is based on a semi-diagonal torus network, a symmetric and more scalable network as proposed in [24] is discussed. It is a mixture of mesh and torus networks in topology. With the same objective function as in mesh routing problem, the proposed routing algorithm has been re-applied and the results have been compared with mesh and torus networks. All of the research work is summarized in Figure 1.5.




Figure 1.5 Research workflow.

1.9 Thesis Outline

This thesis is divided into six chapters, which include the introduction, literature review, a three-dimensional cylindrical model for a single-row dynamic routing, sequential global routing problem in VLSI, a semi-diagonal torus network for general purpose networking applications, as well as concluding remarks and further works.

In the first chapter, the introduction to the whole thesis is given, including the research background, problem statement, research objectives, scope of the study, significance of the findings and research workflow.

Chapter 2 presents the literature review of this research. In this chapter, an overview of the single-row routing technique, global routing problems, as well as its routing method and network topologies are described. Various works by different researchers regarding this topic is presented and an overview of our proposed method is also discussed.

Chapter 3 focuses on the SA-CM conceptual model, a transformation of a single-row routing technique, which has its main application in the printed circuit board design where the nets between the pins are drawn statically, that is, in a fixed manner. A new dynamic single-row routing model for the switching of pins based on the cylindrical design also is discussed. The single-row routings in each network are produced optimally using the earlier model called ESSR (Enhanced Simulated Annealing for Single-row Routing).

Next, in Chapter 4, another type of routing technique for the process of automatic design in printed circuit boards (PCBs) is discussed, which is called global routing. In this chapter, a routing method is proposed based on Dijkstra's shortest path algorithm and simulated annealing technique onto a mesh network model called SA-RM. This problem is further split into two cases. In the first case, a fully gridded model is considered to minimize the number of layers, whereas in the second

case, the earlier network topology is utilized with the location for all blocks with pins on the boundaries representing obstacles.

In Chapter 5, a semi-diagonal torus (SD-Torus) network is discussed and SA-SDT model is proposed. This network is both symmetrical and regular, which made it very advantageous in the implementation process. Its small network diameter also leads to lower network latency. The comparison part is divided into two. First, the performance of SD-Torus is being compared with mesh and torus networks. Secondly, the performance of our proposed algorithm on SD-Torus is compared with greedy method.

Finally, the last chapter presents the concluding remarks and further works of this research. Some recommendations for future research on the routing method, network topologies and few restrictions on the network are also suggested in this chapter.

REFERENCES

1. Tim. K., Rainer. L. and Heinrich. Meyr. *Integrated system-level modeling of network-on-chip enabled multi-processor platforms*. Springer-Verlag, 2006.
2. Ross. I. M. The invention of the transistor. *Proc. of the IEEE*, 1998. 86(1): 7-28.
3. Jack. S. K. Invention of the integrated circuit. *IEEE Transactions on Electron Devices*, 1976. 23(7): 648-654.
4. Michael. R. B., John. S. F. and Shaun. P. W. The history of the microprocessors. *Bell Labs Technical Journal*, 1997. 29-56.
5. William Aspray. The Intel 4004 microprocessor: What constituted invention? *IEEE Annals of the History of Computing*, 1997. 19(3): 4-15.
6. Kamran. E., Douglas. A. P. and Sholeh. E. *Essentials of VLSI circuits and systems*. Prentice-Hall India, India. 2005.
7. Ayache. J. M. Design of a very large reconfigurable memory. *Proc. Solid State Circuits Conference*, 1976. 34-35.
8. Federico Faggin. How VLSI impacts computer architecture. *IEEE Spectrum*, 1978. 28-31.
9. Jose. F. and Davide. B. *Designing network-on-chip architectures in the nanoscale era*. Chapman & Hall/CRC, Florida. 2011.
10. Hannu Tenhunen. Physical architecture of ULSI systems course development. *Proc. ASEE/IEEE Frontiers in Education Conference*, 1999. 23-28.
11. Milica. M. and Mile. S. An overview of on-chip buses. *Ser. Elec. Energ.*, 2006. 19(3): 405-428.
12. Sudeep. P., Nikil. D. and Mohamed. B. R. Constraint-driven bus matrix synthesis for MPSoC. *Proc. Design Automation Asia and South Pacific Conference*, 2006. 30-35.

13. Yoo. J, Yoo. S. and Choi. K. Communication architecture synthesis of cascaded bus matrix. *Proc. Design Automation Asia and South Pacific Conference*, 2007. 171-177.
14. Sudeep. P., Nikil. D., Elaheh. B. and Mohamed. B. R. Floorplan-aware automated synthesis of bus-based communication architectures. *Proc. Design Automation Conference*, 2005. 565 – 570.
15. Ahmad. H., Axel. J., Shashi. K., Adam. P., Johnny. O., Mikael. M. and Dan. L. Network on a chip: An architecture for billion transistor era. *Proc. IEEE NorChip*, November 2000.
16. Andrev. I. and Giovanni. D. M. Guest Editor's Introduction: The network-on-chip paradigm in practice and research. *IEEE Design & Test of Computers*, 2005. 22(5): 399-403.
17. Fayeze. G., Haytham. E. and Mohamed. W. E. K. *Networks-on-chips: Theory and practice*. CRC Press, Florida. 2009.
18. Shashi. K., Axel. J., Soininen. J. K., Martti. F., Mikael. M., Johnny. O., Kari. T. and Ahmed. H. A Network on chip architecture and design methodology. *Proc. IEEE Computer Society Annual Symposium on VLSI*, 2002. 105-112.
19. Wang. L. T., Chang. Y. W., and Cheng. K. T. *Electronic design automation: synthesis, verification, and test*. Boston: Elsevier, 2009.
20. Salleh. S., Sanugi. B., Jamaluddin. H., Olariu. S. and Zomaya. A. Y. Enhanced simulated annealing technique for the single-row routing problem. *J. Supercomput*, 2002. 285-302.
21. Lee. C. Y. An algorithm for path connections and its applications, *IRE Trans Electronic Computers*, 1961. EC10: 346-365.
22. Kim. J., Park. D., Theocharides T., Vijaykrishnan. N., Chita. R. D. A low latency router supporting adaptivity for on-chip interconnects. *Proc. Design Automation Conference*, 2005. 559-564.
23. George. M. and William. J. D. Router designs for elastic buffer on chip networks. *Proc. High Performance Computing Networking, Storage and Analysis*, 2009. 1-10.
24. Wang. Y. G., Du. H. M. and Shen. X. B. Topological properties and routing algorithm for semi-diagonal torus networks. *The Journal of China Universities of Posts and Telecommunications*, 2011. 18(5): 64-70.

25. Patterson. E. B., Holmes. P. G. and Morley. D. Electronic design automation (EDA) techniques for the design of power electronic control systems. *Proc. Circuits, Devices and Systems*, 2002. 139(2): 191-198.
26. Rasit. O. T. and Bevan. B. Guest editor's introduction to practical parallel EDA. *IEEE Design & Test*, 2013. 30(1):6-7.
27. Elias. L. and Ivan. A. The rise of the gadgets. *Proc. Security & Privacy*, 2003. 1(5): 78-81.
28. Wright. M., Stallings. D. and Dunn. D. The effectiveness of global positioning system electronic navigation. *Proc. SoutheastCon*, 2003. 62-67.
29. Lim. B. and Kim. J. Efficient database reduction method of building recognition using global positioning system on mobile device. *Proc. Wireless Pervasive Computing*, 2009. 1-5.
30. Tim Gray. Launch vehicle tracking enhancement through global positioning system metric tracking. *Proc. Aerospace*, 2014. 1-9.
31. Saaaid. M. F., Kamaludin. M. A. and Megat Ali. M. S. A. Vehicle location finder using global position system and global system for mobile. *Proc. Control And System Graduate Research Colloquium*, 2014. 279-284.
32. Lu. S., He. T. and Gao. Z. Design of electronic toll collection system based on global positioning system technique. *Proc. Computing, Communication, Control and Management*, 2009. 350-353.
33. Yang. C., Hong. X., Yang. H. H. and Lu. Y. An effective floorplanning algorithm in mixed mode placement integrated with rectilinear-shaped optimization for soft blocks. *Proc. Circuits and Systems*, 2004. 2: 33-36.
34. Chen. T. C. and Chang. Y. W. Modern floorplanning based on B*-tree and fast simulated annealing. *Proc. Computer-Aided Design of Integrated Circuits and Systems*, 2006. 25(4):637-650.
35. Quiring. A., Olbrich. M. and Barke. E. Improving 3D-Floorplanning using smart selection operations in meta-heuristic optimization. *Proc 3D Systems Integration Conference*, 2013. 1-6.
36. Zhang. X., Chen. S., Piao. L. and Yoshimura. T. A heuristic method for module sizing under fixed-outline constraints. *Proc. ASIC*, 2009. 738-741.
37. Teofilo. F. G. and Shashishekhar K. G. An approximation algorithm for the via placement problem. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 1989. 8(3): 219 – 228.

38. Vargas. L. S. and Jimenez Estevez. G. A. Genetic algorithms for the capacitor placement problem in distribution networks. *Proc. Intelligent System Application to Power Systems*, 2011. 1 – 5.
39. Fatos. X., Leonard. B., Christian. S. and Rozeta. M. An annealing approach to router nodes placement problem in wireless mesh networks. *Proc. International Conference on Complex, Intelligent and Software Intensive Systems*, 2010. 245 – 252.
40. Satoshi Tayu. A simulated annealing approach with sequence-pair encoding using a penalty function for the placement problem with boundary constraints. *Proc on Design Automation Conference*, 2003. 319 – 324.
41. Ma. Q., Xiao. L., Tam. Y. C. and Young. E. F. Y. Simultaneous handling of symmetry, common centroid, and general placement constraints. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 2010. 30(1): 85-95.
42. Ken Rose. Do the designs work? *Proc. Test Conference*, 1988. 207-208.
43. Gebotys. C. H. and Elmasry. M. I. VLSI design synthesis with testability. *Proc. Design Automation Conference*, 1988. 16-21.
44. Malik. J. and Ojha. A. Design of a VLSI FPGA integrated circuit. *IEEE Technical, Professional and Student Development Workshop*, 2005. 12-15.
45. Hee. T. C. and Hellestrand. G. R. On the implementation of a distributed, multi-agent framework for VLSI design process system synthesis. *Proc. Circuits and Systems*, 1994. 188-193.
46. Kanti Prasad. Enhancement of competence in microelectronics technology through incorporation of VLSI design and fabrication courses in engineering curriculum. *Proc. University/Government/Industry Microelectronics Symposium*, 1989. 137-140.
47. Smith. C. U. and Gross. R. R. Technology transfer between VLSI design and software engineering: CAD tools and design methodologies. *Proc of the IEEE*, 1986. 7(6): 875-885.
48. Jose. D., Kumar. P. N., Saravakanthan. L. and Dheeraj. R. Computer aided partitioning for design of parallel testable VLSI systems. *Proc. Advances in Computing and Informatics*, 2013. 1363 – 1366.

49. Sagar. V. K. and Massara. R. E. General-purpose parallel hardware approach to the routing problem of VLSI layout. *Proc. Circuits, Devices and Systems*, 2002. 10(4):294-304.
50. Sau. S. S., Pal. A., Mandal. T. N., Datta. A. K., Pal. R. K. and Chaudhuri. A. A graph based algorithm to minimize total wire length in VLSI channel routing. *Proc. Computer Science and Automation Engineering*, 2011. 61-65.
51. Funabiki. N. and Takefuji. Y. A parallel algorithm for channel routing problems [VLSI]. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 2002. 11(4): 464-474.
52. Shavanas. I. M. and Gnanamurthy. R. K. Application metaheuristic technique for solving VLSI global routing problem. *Proc. Advances in Recent Technologies in Communication and Computing*, 2009. 915-917.
53. Lee. Y. and Tien. J. M. Static and dynamic approaches to modeling end-to-end routing in circuit-switched networks. *IEEE/ACM Transactions on Networking*, 2002. 10(5):693-706.
54. Hasan. R. and Taha. M. T. On-chip static vs. dynamic routing for feed forward neural networks on multicore neuromorphic architectures. *Proc. Advances in electrical Engineering*, 2013. 329-334.
55. Grammatikakis. M. D., Jwo. J. S., Kraetzel. M. and Wang. S. H. Dynamic and static packet routing on symmetric communication networks. *Proc. Global Telecommunications*, 1994. 3: 1571-1575.
56. Wang. D., Qian. X., Li. Y. and Jiang. Y. Routing strategy based on static and dynamic information. *Proc. Control and Decision Conference*, 2011. 1644-1647.
57. Ismail. Z. and Wan Ibrahim. W. R. Traveling salesman approach for solving petrol distribution using simulated annealing. *American Journal of Applied Sciences*, 2008. 5 (11): 1543-1546.
58. Cong. J. and Madden. P. H. Performance driven multi-layer general area routing for PCB/MCM designs. *Proc Design Automation*, 1998. 356-361.
59. Hu. J. and Sapatnekar. S. S. A survey on multi-net global routing for integrated circuits. *Integration, the VLSI journal*, 2001. 31:1-49.
60. Raghavan. R. and Sahni. S. Single-row routing. *IEEE Transactions on Computers*, 1983. 32(3): 209-220.

61. Salleh, S. Interstreet crossing issues in single-row routing. *Proc. of the Annual Fundamental Science Seminar (AFSS), Dept of Mathematics, Universiti Teknologi Malaysia*. 2006.
62. Salleh. S., Stephan. O., Bahrom. S. and Abdul Aziz. M. I. Single-row Transformation of Complete Graphs. *The Journal of Supercomputing*, 2005. 31:265-279.
63. Salleh. S., Stephan. O., Albert Y. Z., Yieng. L. K., and Aziz. N. A. Single-row mapping and transformation of connected graphs. *J Supercomput*, 2007. 39:73-89.
64. Johar. F. and Salleh. S. Placement and Routing in VLSI design Problem Using Single Row Routing Technique. *MATEMATIKA*, 2007. 23(2): 99-120.
65. Ahmad. N., Mohd Zin. N., Ahmed. N. A. and Mohd Jamil. N. Minimize network congestions in single-row networks. *Scientific Research and Essays, Academic Journal*, 2011. 6(11):2372-2378.
66. Berkhin. P. Survey of clustering data mining techniques. *Technical Report, Accrue Software*, 2002.
67. Prashant. S., Shelar. R. P. and Sapatnekar. S. S. Routing Congestion in VLSI Circuits: Estimation and Optimization. Springer, US, 2007.
68. Hightower. D. A solution to line routing problems on the continuous plane. *Proc. ACM/IEEE Design Automation Conf.*, June 1969, 1–24.
69. Mikami. K. and Tabuchi. K. A computer program for optimal routing of printed circuit connectors. *Proc. Int. Federation for Information Processing*, November 1968. 1475–1478.
70. Hart. P. E., Nilsson. N. J. and Raphael. B. A formal basis for the heuristic determination of minimum cost paths, *IEEE Trans. on Systems Science and Cybernetics*, 1968. 4: 100-107.
71. Akers. S. B. A modification of Lee's path connection algorithm. *IEEE Trans Electronic Computers, EC-16*, 1967. 97-87.
72. Hadlock. F. O. A shortest path algorithm for grid graphs. *Networks*, 1977. 7: 323-334.
73. Sait. S. M. and Youssef. H. Iterative computer algorithms: and their applications in engineering. *IEEE Computer Society Press*, 1999.
74. Soukup. J. Fast Maze Router. *Proc. DAC*, 1978. 100-102.

75. Dijkstra. E. W. A note on two problems in connexion with graphs. *Numerische Mathematik*, 1959. 1:269-271.
76. Shimon Even. *Graph Algorithms*. Computer Science Press, Potomac, Maryland. 1979.
77. Foulds. L. R. *Graph Theory Applications*. Springer-Verlag New York, USA. 1992.
78. Brouwer. A. E. and Haemers. W. H. *Spectra of Graphs*. Springer, 2011.
79. Yousef Saad. Numerical methods for large eigenvalue problems. Society for Industrial and Applied Mathematics. 2011.
80. Moore. E. F. The shortest path through a maze. *Proc. of the International Symposium on the Theory of Switching*, Harvard University Press, 1959. 285–292.
81. Geir. A. and Raymond. G. *Graph theory modeling, applications and algorithms*. Pearson Education, NJ. 2007.
82. Michael T. Goodrich and Roberto Tamassia. *Algorithm design: Foundations, analysis and internet examples*. John Wiley & Sons, NJ. 2002.
83. Siddharta Sankar Biswas, Bashir Alam and M. N. Doja. Generalized of dijkstra's algorithm for extraction of shortest paths in directed multigraph. *Journal of Computer Science*, 2013. 9(3):377-382.
84. Bellman. R. On A Routing Problem. *Quarterly of Applied Mathematics*.16: 87-90,1958.
85. Ford. L. R. Jr. Network Flow Theory. *Paper P-923, Santa Monica, California: RAND Corporation*,1956.
86. Floyd. R. W. Algorithm 97: Shortest path. *Communications of the ACM*, 1962. 5(6):345.
87. Warshall. S. A Theorem on Boolean Matrices. *Journal of the ACM*, 1962. 9(1):11-12.
88. S. Salleh, A. Y. Zomaya, Stephen O and Bahrom S. Numerical Simulations and Case Studies using Visual C++. NET. John Wiley & Sons, NJ. 2005.
89. Bruce Golden. Shortest-path algorithms : A comparison. *Operations Research*, 1976. 2(6): 116-1158.

90. Djojo. M. A. and Karyono. K. Computational load analysis of Dijkstra, A* and Floyd-Washall algorithms in mesh network. *Proc International Conference on Robotics, Biomedics, Intelligent Computational Systems*, 2013. 104-108.
91. Lanning. D. R., Harrell. G. K. and Wang. J. Dijkstra's algorithm and google maps. *Proc. ACM Southeast Regional Conference*, 2014. 30:1-3.
92. Schulz. F., Wagner. D. and Weihe. K. Dijkstra's algorithm on-line: an empirical case study from public railroad transport. *Journal of Experimental Algorithmics*, 2000. 5(12). Special issue on WAE'99.
93. Fan D. K. and Shi. P. Improvement of Dijkstra's algorithm and its application in route planning. *Proc. International Conference on Fuzzy Systems and Knowledge Discovery*, 2010. 1901-1904.
94. Eklund. P. W. Kirkby. S. and Pollint. S. A dynamic multi-source dijkstra's algorithm for Vehicle Routing. *Proc on Intelligent Information Systems*, 1996. 329-333.
95. Mohamed. A. G., Raymond. P., Dan. I., Lambiri C. and Groza. V. A shortest path processor for traffic engineering of VPN services. *Periodica Politechnica, Transactions on Automatic Control and Computer Science*, 2004. 49(63):1-6.
96. Li. X. Y., Li. G. S. and Zhang. S. T. Routing space internet based on Dijkstra's algorithm. *Proc 2nd International Conference on Networks Security, Wireless Communications and Trusted Computing*, 2010. 118-121.
97. Doan. P. and Riri. F. S. Multicast routing performance analysis for different mobility models on the IEEE 1609.4 standard using random Dijkstra algorithm. *Proc. Intelligent Green Building and Smart Grid*, 2014. 1-7.
98. Ustun. T. S., Ozansoy. C. and Zayegh. A. Implementation of Dijkstra's algorithm in a dynamic microgrid for relay hierarchy detection. *IEEE International Conference on Smart Grid Communications, Brussels*, 2011. 481-486.
99. Adzhar. N. and Rahmat. H. *Solving two dimensional heat equation using finite difference method*. BsC. Thesis, Universiti Teknologi Malaysia, 2011.
100. Kirkpatrick. S., Gelatt. C. D. and Vecchi, M. P. Optimization by simulated annealing. *Science*, 1983. 220: 671-680.

101. Abel. L. C. On the ordering of connections for automatic wire routing. *IEEE Trans. On Computers*, 1972. 21(11):1227-1233.
102. David. S. J., Aragon. C. R., McGeoch. L. A. and Schevon. C. Optimization by simulated annealing: an experimental evaluation; part II, graph coloring and number partitioning. *Journal Operation Research*, 1991. 39(3): 378-406.
103. Ranjan. A. M. Fast floorplanning for effective prediction and construction, Very Large Scale Integration (VLSI) Systems. *IEEE Transactions*, 2001. 9(2):341 – 351.
104. Hisafumi. K. and Hironao K. Application of simulated annealing to routing problems in city logistics. Simulated Annealing. *InTech*, 2008. 131-154.
105. McLuhan. M., Mayer. M., Wu. C. L., Fenf. T. Y. and Dally. B. Interconnection Networks.
106. Tang. K. W. and Padubidri. S. A. Diagonal and toroidal mesh networks. *IEEE Transactions on Computer*, 1994. 43(7): 815-826.
107. Saffari. M., Lotfi. S., Jafarzadeh. N. and Afzali Kusha. A. Mapping of cores on to diagonal mesh-based network-on-chip. *Proc. Embedded Computing (MECO)*, 2012. 233-238.
108. Yang. Q. and Wu. Z. An improved mesh topology and its routing algorithm for NoC. *Proc Computational Intelligence and Software Engineering*, 2010. 1-4.
109. Milan. K. On torus topology with random extra links. *Proc Conference of the IEEE Computer Societies. Networking the Next Generation*, 1996. 2:410-418.
110. Liu. Y. and Han. J. A mesh-connected ring topology for network-on-chip. *Proc. Parallel and Distributed Computing, Applications and Technologies*, 2012. 719-724.
111. Liu. Y. H., Zhu. M. F., Wang. J., Xiao. L. M. and Gong. T. Xtorus: An extended torus topology for on-chip massive data communication. *IEEE International Parallel and Distribution Processing Symposium Workshops & PhD Forum*, 2012. 2061-2068.
112. Ouyang. Y. M., Zhu. B., Liang. H. G. and Feng. W. Networks on chip based on diagonal interlinked mesh topology structure. *Computer Engineering*, 2009. 35(22): 100-102.

113. Yulu. Y., Akira. F., Akiya. J., Hideharu. A. and Toshinori. S. Recursive diagonal torus: an interconnection network for massively parallel computers. *IEEE on Parallel and Distributed Systems*, 2001. 12(7): 701-715.
114. Akhbar. S., Reza. S. N. and Hamid. S. A. The shuffle-exchange mesh topology for 3D NoCs. *Proc International Symposium on Parallel Architectures, Algorithms and Networks*, 2008. 275-280.
115. Stone. H. Parallel processing with perfect shuffle. *IEEE Trans Computers*, 1971. 20:153-161.
116. Swaminathan. K., Sandeergopi, Rajkumar, Lakshminarayanan. G., Ko. S. B.. A novel hybrid topology for Networks on Chip. *Proc Electrical and Computer Engineering*, 2014. 1-6.
117. Jeang. Y. L., Huang. W. H. and Fang. W. F. A binary tree architecture for application specific network on chip (ASNOC) design. *Proc. Asia-Pasific Conference on Circuits and Systems*, 2004. 877-880.
118. Dvorak. V. and Jaros. J. Optimizing collective communications on 2D-mesh and fat tree NoC. *Proc. International Conference on Networks*, 2010. 22-27.
119. Raehal. G., Abd El Ghany. M. A. and Ismail. M. Octagon architecture for low power and high performance NoC design. *Proc. Aerospace and Electronics Conference (NAECON)*, 2012. 63-67.
120. Ali. M. F. and Gu. H. Square-octagon ineterconnection architecture for network-on-chips. *Proc. Signal Processing, Communications and Computing (ICSPCC)*, 2014. 715-719.
121. Pradip. K. S., Nisarg. S., Kanchan. M. and Santanu C. An application mapping technique for butterfly-fat-tree network-on-chip. *Proc. Emerging Applications of Information Technology*, 2011. 383-386.
122. Kuh. E. S., Kashiwabara. T. and Fujisawa. T. On optimum single-row routing. *IEEE Transactions on Circuits and Systems*, 1979. 26(6): 361-368.
123. Tarng. T. T., Sadowska. M. M. and Kuh. E. S. An efficient single-row routing. *IEEE Transactions on Computer-Aided Design*, 1984. 3(3):178-183
124. Du. D. H. and Liu. L. H. Heuristic algorithms for single-row routing. *IEEE Transactions on Computers*, 1987. 36(3):312-319.
125. Salleh. S. and Sarmin. N. H. Dynamic single-row routing technique for channel assignments. *Proceedings of the Sixth International Conference on Information Technology: New Generations*. 2009. 41-46.

126. Metropolis. N., Rosenbluth. A. W., Rosenbluth. M. N., Teller. A. H. and Teller. E. Equation of state calculations by fast computing machines. *J. Chem. Phys.*, 1953. 21: 498-516.
127. Salleh. S. and Zomaya. A. Y. *Scheduling for parallel computing systems: fuzzy and annealing techniques*. Kluwer Academic Publisher, Boston, 1990.
128. Adzhar N. and Salleh S. Three-dimensional cylindrical model for single-row dynamic routing. *MATEMATIKA*, 2014. Special Issue, 30(1a): 30-43.
129. Duan. X. and Wu. J. Deadlock-free routing scheme for irregular mesh topology NoCs with oversized regions. *Journal of Computers*, 2013. 8(1):27-32.
130. Yan. J. T. and Chen. Z. W. Obstacle-aware length-matching bus-routing. *Proc. International Symposium on Physical Design (ISPD'11)*, 2011. 61-67.
131. Yan. J. T., Jhing M. C. and Chen. Z. W. Obstacle-aware longest path using rectangular pattern detouring in routing grids. *Proc. Design Automation Conference (ASP-DAC)*, 2010. 287-292.
132. Mani. N. and Quach. N. H. Heuristics in the routing algorithm for circuit layout design. *Proc. Computers and Digital Technique*, 2000. 2(147):59-64.
133. Lin. Y. L., Hsu. Y. C. and Tsai. F. S. Hybrid Routing. *IEEE. Trans. Comput. Aided Des. Integr. Circuits Syst*, 1990. CAD-9(2):151-157.
134. Adzhar, N. and Salleh, S. MESH ROUTING: Maximing number of connections using heuristic method. *Proc. International Conference on the Analysis & Mathematical Applications in Engineering & Science*, 2014. 161-168.
135. Adzhar N. and Salleh S. Simulated annealing technique for routing in a rectangular mesh network. *Modelling and Simulation in Engineering*, 2014.
136. Salleh. S., Zomaya. A. Y. and Abu Bakar. S. Computing for numerical methods using visual C++. *Wiley*, Hoboken, NJ, 2008.
137. Vecchi. M. P. and Kirkpatrick. S. Global wiring by simulated annealing. *IEEE Trans. On Computer-Aided Design*, 1983. CAD-2(4): 215-222.
138. Yang. B., Yu. J., Yan. T. and Li. Jing. An obstacle detoured routing algorithm based on the enhanced ACS. *Proc. Communications, Circuits and Systems (ICCCAS)*, 2004. 2: 1286-1289.

139. Kohira. Y., Suehiro. S. and Takahashi. A. A fast longer path algorithm for routing grid with obstacles using biconnectivity based length upper bound. *Proc. Design Automation Conference (ASP-DAC)*, 2009. 600-605.
140. Adzhar N. and Salleh S. Obstacle-aware routing problem in a rectangular mesh network. *Applied Mathematical Sciences*, 2015. 9(14): 653 – 663.
141. Adiga. N. R., Almasi. G., Almasi. G. S., Aridor. Y. *et. al.* An overview of the BlueGene/L supercomputer. *Proc. Supercomputing, ACM/IEEE Conf*, 2002. 1-22.
142. Bjerregaard. T. and Mahadevan. S. A survey of research and practices of network-on-chip. *Journal ACM Computing Surveys*, 2006. 38(1): Article No. 1.
143. Cota. E. Morais Amory. A., Soares. M. and Lubaszewski. *Reliability, availability and serviceability of networks-on-chip*. Springer, 2002.
144. Duato. J., Yalamanchili. S., and Ni. L. M. *Interconnection networks: an engineering approach*. Morgan Kaufmann, Burlington. 2003.
145. Liang. J., Swaminathan. S. and Tessier. R. aSOC: A scalable, single-chip communications architecture. *Proc. IEEE International Conference on Parallel Architectures and Compilation Techniques*, 2000. 37-46.
146. Kumar. S., Jantasch. A., Soininen. J. P., Forsell. M. *et. al.* A network on chip architecture and design methodology. *Proceeding IEEE Computer Society Annual Symposium on VLSI*, 2002. 105-112.
147. Moraes. F., Calazans. N., Mello. A., Moller. L and Ost. L. HERMES: an infrastructure for low area overhead packet-switching networks on chip. *Journal of VLSI Integration*, 2004. 38:69-93.
148. Momeni. L., Rezazadeh. A. and Fathy. M. A low latency routing algorithm for irregular mesh network-on-chip. *Proc. Computer Modeling and Simulation (EMS)*, 2010. 328-333.
149. Gu. H., Xu. J. and Wang. Z. A novel optical mesh network-on-chip for gigascale systems-on-chip. *Proc. Circuits and Systems (APCCAS)*, 2008. 1728-1731.
150. Seo. D., Ali. A., Lim. W. T., Rafique. N. and Thottethodi. M. Near-optimal worst-case throughput routing for two-dimensional mesh networks. *Technical Report Purdue University*, 2005.

151. Leang. Y. L., Wey. T. S., Wang. H. Y. and Hung. C. W. Mesh-tree architecture for network-on-chip design. *Proc. Innovative Computing, Information and Control (ICICIC)*, 2007. 262-265.
152. Li. H. and Maresca. M. Polymorphic-torus network. *IEEE Transactions on Computers*, 1989. 38(90): 1345-1351.
153. Krishnan. M. N., Raghunath. S., Ajith Pravin Dhas. D., Benny Raj. A. M. and Pounambal. M. A deadlock-free routing algorithm for torus network. *Network and Complex System*, 2012. 2(4): 1-7.
154. Singh. A., Dally. W. J., Gupta. A. K. and Towles. B. GOAL: A load-balanced adaptive routing algorithm for torus network. *Proc. international symposium on computer architecture (ISCA '03)*, 2003. 194-205.
155. Adzhar. N. and Salleh. S. Simulated annealing routing algorithm for semi-diagonal torus networks. *Proc. 3rd International Conference on Computer Engineering and Mathematical Sciences*, 2014. 356-362.
156. Shamaei. A., Bose. B. and Flahive. M. Adaptive routing in hexagonal torus interconnection networks. *Proc. High Performance Extreme Computing Conference (HPEC)*, 2013. 1-6.
157. Chen. M. S., Shin. K. G. and Kandlur. D. D. Addressing, Routing, and Broadcasting in Hexagonal Mesh Multiprocessors. *IEEE Transactions on Computers*, 1990. 30(1):10-18.
158. Adil. B. and Abdelouahed. J. New Hexagonal Geometry in Cellular Network Systems. *International Journal of Digital Information and Wireless Communications*, 2011. 1(4):718-725.
159. Kumaravel. A. and Rangarajan. K. Routing algorithm over semi-regular tessellations. *Proc. IEEE Conference on Information and Communication Technologies*, 2013. 1180-1184.