SPEED ENHANCEMENT ON A MATRIX INVERSION HARDWARE ARCHITECTURE BASED ON GAUSS-JORDAN ELIMINATION

OH ENG WEI

UNIVERSITI TEKNOLOGI MALAYSIA

SPEED ENHANCEMENT ON A MATRIX INVERSION HARDWARE ARCHITECTURE BASED ON GAUSS-JORDAN ELIMINATION

OH ENG WEI

A project report submitted in partial fulfilment of the requirements for the award of the degree of Master of Engineering (Electrical – Computer & Microelectronic System)

> Faculty of Electrical Engineering Universiti Teknologi Malaysia

> > JUNE 2015

Specially dedicated to my beloved family, lecturers and friends For the guidance, encouragement and inspiration Throughout my journey of education

ACKNOWLEDGEMENT

First, I would like to take this opportunity to express my deepest gratitude to my project supervisor, Dr. R a b i a B a k h t e r i, for her kind teaching, guidance, encouragement and knowledge sharing throughout the entire project period.

In addition, I wish to thank my postgraduate course-mates for their cooperation and information sharing in completing this project. Yet, not to forget my company, Intel for funding my part-time Master study at Universiti Teknologi Malaysia.

Furthermore, I would like to thank my friends for their encouragement and support. They had gave me useful opinion and assistance. Last but not the least; I am very thankful to my family members for their spiritual support for me to complete the project.

ABSTRACT

Matrix inversion is a mathematical algorithm that is widely used and applied in many real time engineering applications. It is one of the most computational intensive and time consuming operations especially when it is performed in software. Gauss-Jordan Elimination is one of the many matrix inversion algorithms which has the advantage of using simpler mathematical operations to get the result. This work presents the architecture of a matrix inversion hardware using Gauss-Jordan Elimination algorithm with single precision floating point representation. The proposed design is an enhancement of a previous work which implemented Gauss-Jordan Elimination to perform matrix inversion for complex matrix suitable for MIMO applications. The proposed design was bench-marked with other implementations such as hardware architecture of similar matrix inversion algorithm, hardware architecture of other matrix inversion algorithms and software implementation such as C++. The execution timing performance of the proposed design is improved in comparison with the previous architecture design by a factor of 0.14 for a matrix size of 36x36. Overall, the proposed design is capable of preforming matrix inversion for a matrix of size 36x36 in 1.9 milliseconds and consumes hardware resources of about 18128 logic elements.

ABSTRAK

Penyongsangan matrik merupakan algoritma matematik yang lazim digunakan dalam pelbagai aplikasi kejuruteraan. Ia merupakan salah satu operasi yang memerlukan pengiraan intensif dan memakan masa terutamanya apabila dilaksanakan dalam perisian. Gauss-Jordan Elimination merupakan salah satu daripada pelbagai algoritma matrik penyongsangan yang menggunakan matematik operasi vang lebih ringkas untuk mendapatkan hasil keputusan. Projek ini membentangkan seni bina perkakasan matrix penyongsangan dengan menggunakan Gauss-Jordan Elimination algoritma bersama dengan format ketepatan tunggal titik terapung. Perkakasan reka bentuk yang dicadangkan merupakan peningkatan kepada reka bentuk yang terlebih dahulu, di mana dengan tujuan untuk melaksanakan penyongsangan matrik untuk penyesuaian kepada aplikasi MIMO dengan menggunakan algoritma Gauss-Jordan Elimination. Perbandingan juga dibuat dengan reka bentuk perkakasan lain yang menggunakan algoritma matrik penyongsangan yang sama, reka bentuk perkakasan yang menggunakan algoritma matrik penyongsangan yang lain, serta pelaksanaan perisian seperti C++. Perkakasan reka bentuk yang dicadangkan mencatatkan masa yang lebih laju berbanding dengan reka bentuk yang terlebih dahulu dengan factor 0.14 bagi matrik saiz 36x36. Keseluruhannya, reka bentuk yang dicadangkan mampu untuk melaksanakan penyongsangan matrik bagi matrik saiz 36x36 dalam masa 1.9 milisaat dan mengambil sumber perkakasan sebanyak 18128 unsurunsur logic perkakasan.

TABLE OF CONTENTS

CHAPTER	TITLE	PAGE
	DECLARATION	ii
	DEDICATION	iii
	ACKNOWLEDGEMENT	iv
	ABSTRACT	v
	ABSTRAK	vi
	TABLE OF CONTENTS	vii
	LIST OF TABLES	Х
	LIST OF FIGURES	xi
	LIST OF ABBREVIATIONS	xiii
	LIST OF APPENDICES	xiv
1	INTRODUCTION	1
	1.1 Project Background	1
	1.2 Problem Statement	2
	1.3 Objective	2
	1.4 Scope	2
	1.5 Thesis Structure	3
2	LITERATURE REVIEW	4
	2.1 Introduction	4
	2.2 Matrix Inversion	4
	2.3 Gaussian Elimination	5
	2.4 Gauss-Jordan Elimination	6
	2.5 Previous works	7

	2.5.1	FPGA Architecture for Fast Floating Point	7
		Matrix Inversion Using Uni-dimensional	
		Systolic Array Based Structure [1]	
	2.5.2	Implementation trade-offs for linear detec-	8
		tion in large-scale MIMO systems [4]	
	2.5.3	FPGA Implementation of Floating-point	9
		Complex Matrix Inversion based on Gauss-	
		Jordan Elimination [5]	
	2.5.4	A Suitable FPGA Implementation of Float-	10
		ing Point Matrix Inversion Based on Gauss-	
		Jordan Elimination [6]	
	2.5.5	A Matrix Inversion Hardware Architecture	11
		Based on Gauss-Jordan Elimination for	
		MIMO Application [7]	
ME'	THOD	OLOGY	13
3.1	Introd	uction	13
3.2	Syster	n Design	13
	3.2.1	Design Operation Flow Diagram	14
	3.2.2	Hardware Design of Gauss-Jordan Elimina-	15
		tion	

3.2	Syster	n Design	13
	3.2.1	Design Operation Flow Diagram	14
	3.2.2	Hardware Design of Gauss-Jordan Elimina-	15
		tion	
	3.2.3	Pivoting	18
	3.2.4	Normalization	19
	3.2.5	Elimination	20
	3.2.6	Control Unit	23
3.3	Projec	t Flow	27
RES	SULTS	AND DISCUSSION	30
4.1	Introd	uction	30
4.2	Simul	ation Results	30
	4.2.1	Input Matrix Injection	31
	4.2.2	Results Verification	32

3

4

4.3 Performance Statistic 34

viii

		4.3.1	Execution Time	34
		4.3.2	Maximum Frequency and Clock Counts	36
		4.3.3	Resource Utilization	38
	4.4	Result	s Verification with Software	39
5	CO	NCLUS	ION AND FUTURE WORKS	40
	5.1	Conclu	usion	40
	5.2	Future	Works	41
REFERENC	ES			42
Appendices A	. – B			44

LIST OF TABLES

TABLE NO.	TITLE	PAGE
2.1	Speed performance of QR decomposition	8
2.2	Speed performance of Cholesky decomposition	8
2.3	Speed performance of first reference of Gauss-Jordan Elimination	9
4.1	Conversion of Single Precision Floating Point to Dec- imal Representation for Input Matrix	32
4.2	Conversion of Single Precision Floating Point to Dec- imal Representation for Output Matrix	33
4.3	Comparison of execution speed between previous and proposed design	35
4.4	Comparison of execution speed with works in similar field	36
4.5	Comparison of <i>Fmax</i> and clock counts	37
4.6	Comparison of resource utilization	38

LIST OF FIGURES

FIGURE NO.	TITLE		
2.1	Speed performance of second reference of Gauss-Jor-	10	
	dan Elimination		
2.2	Speed performance for main reference design on real	11	
	plane		
2.3	Speed performance for main reference design on	12	
	complex plane		
3.1	Independent of Elimination Process	14	
3.2	Proposed Design Flow Diagram	15	
33	Hierarchy of Design Blocks	16	
5.5	Thermeny of Design Blocks	10	
3.4	Functional Block Diagram of Previous Design	16	
3.5	Functional Block Diagram of Proposed Design	17	
3.6	FSM of Pivoting Module [7]	18	
5.0		10	
3.7	Top Level Module of Normalization module [7]	19	
3.8	Data path unit of Normalization module [7]	19	
3.9	Control Unit of Normalization module [7]	20	
017		20	
3.10	Elimination top level module [7]	21	
3.11	Data path unit of Elimination module [7]	21	

3.12	FSM of Elimination CU [7]	22
3.13	Modified FSM of Elimination CU	22
3.14	FSM of the main CU [7]	24
3.15	Proposed FSM of the main CU – a	25
3.16	Proposed FSM of the main CU – b	26
3.17	Conditions covered to apply elimination process on dedicated rows	27
3.18	Project flow	28
4.1	Simulation waveform for matrix of 3x3 on previous design	31
4.2	Memory Initialization File (.mif)	31
4.3	Output memory dump from Modelsim Simulator	32
4.4	Simulation waveform for matrix of 3x3 on proposed design	34
4.5	Execution time comparison between previous and pro-	35
4.6	<i>Fmax</i> and clock counts comparison	37
4.7	C++ programming output results	39

LIST OF ABBREVIATIONS

QRD	-	QR decomposition
LUD	-	LU Decomposition
SVD	-	Singular Value Decomposition
GE	-	Gaussian Elimination
FSM	-	Finite State Machine
DU	-	Data-path Unit
CU	-	Control Unit
mif	-	memory initialization file
MIMO	-	Multiple Input Multiple Output
LTE	-	Long-Term Evolution

LIST OF APPENDICES

APPENDIX		TITLE	PAGE
А	HDL Source Code		44
В	C Source Code		53

CHAPTER 1

INTRODUCTION

1.1 Project Background

Matrix inversion is a widely used mechanism in many real time engineering applications. In telecommunication system, matrix inversion is used in MIMO-ODFM [5] (multiple input multiple output orthogonal frequency division multiplexing) and Long-Term Evolution (LTE) MIMO receivers to remove the effect of the channel on the received signal. In cryptography, matrix inversion is the key operations in decryption process. Matrix inversion is also applied in image processing for image reconstruction using neural networks. In VLSI circuit simulation, it is used to solve large systems of equations where matrix representation is used for the internal variables of a subcircuit, and the interconnect among subcircuits. In robotic applications, matrix inversion is used for computing velocities of the robot joints by inverting the Jacobian matrix.

There are numerous matrix inversion algorithms such as Newton's method, Cayley-Hamilton method, Eigendecomposition, QR decomposition, Cholesky decomposition, Blockwise inversion, other than Gauss Elimination and its extended version namely Gauss-Jordan Elimination method.

Gauss-Jordan Elimination requires simple arithmetic operations i.e. Addition/Subtraction, Multiplication, and Division. In contrast, other numerical matrix inversion methods require more complicated operations, such as square root operation as in QR decomposition by Gram-Schmidt Orthogonalization, and sine and cosine operations as in QR decomposition by Rotation [10]. Gauss-Jordan Elimination is characterized as a simple, efficient, direct, parallelizable, and universal algorithm to find the inverse of any kind of square matrices [9].

1.2 Problem Statement

Matrix inversion is one of the most costly and compute-intensive operations to be performed in software. It involves a series of mathematic operations in order to obtain the inversion of one matrix. As the matrix size increases, the number of operations needed will increase significantly. In the current hardware implementation, achieving high execution speed while maintaining the complexity and resource utilization is a huge challenge for hardware designer.

1.3 Objective

The objective of this project is to implement the hardware accelerator on a scalable and low area cost hardware architecture that performs matrix inversion using the Gauss-Jordan Elimination method. The performance of the proposed design is analyzed in terms of its execution speed, resource utilization, maximum frequency, and compared to the previous hardware design architecture [7].

1.4 Scope

The proposed system is implemented using hardware description languages, such as Verilog and SystemVerilog.

The following software are used in this project:

- Quartus II Version 13.1.0 Web Edition is used for modelling the system in Verilog and SystemVerilog.
- ModelSIM Altera is used for simulating the design and for acquiring performance statistics.
- C++ program is used for benchmarking and for results verification.

Single precision floating point (IEEE 745 standard) format is used to compute the matrix. Matrix size from 3x3 up to 36x36 is evaluated.

1.5 Thesis Structure

This thesis consists of five chapters. Chapter one has described the background, problem statement, objectives, and scope of the project. Chapter two describes the theory and background of Gauss-Jordan Elimination method as well as previous works that have been done in this field. Chapter three explains the research methodology used in this thesis including the system architecture. Chapter four shows the hardware results with analysis and discussion, followed by comparison with previous hardware design in terms of execution speed, maximum frequency, clock counts and resource utilization. Chapter five states the conclusion and the possible future works that can be implemented to improve the performance of the hardware architecture. References and appendixes are attached at the end of the thesis.

REFERENCES

- 1. Ondrej, H. (2013). FPGA Architecture for Fast Floating Point Matrix Inversion Using Uni-dimensional Systolic Array Based Structure. IEEE DDECS.
- 2. Lei Ma, Kevin D., John McAllister, and John McCanny (2011). *QR Decomposition-Based Matrix Inversion for High Performance Embedded MIMO Receivers*. IEEE Transactions on Signal Processing.
- 3. Jun Luo, Qijun Huang, Sheng Chang, Xiaoying Song and Yun Shang (2013). *High Throughput Cholesky Decomposition Based on FPGA*. CISP.
- Bei Yin, Michael W., Christoph S., Joseph R. Cavallaro, and Chris D. (2013). *Implementation trade-offs for linear detection in large-scale MIMO* systems. Acoustics, Speech and Signal Processing (ICASSP), IEEE International Conference.
- 5. Sherif M., Ahmed M.Abdel Razik, Adel Omar Dahmane, and Habib Hamam (2013). *FPGA Implementation of Floating-Point Complex Matrix Inversion Based on Gauss-Jordan Elimination*. IEEE CCECE.
- Janier A., Ricardo P. J., Carlos H. Llanos and Mauricio Ayala-Rinc´on (2011). A Suitable FPGA Implementation of Floating Point Matrix Inversion Based on Gauss-Jordan Elimination. Programmable Logic (SPL), VII Southern Conference.
- 7. Hammam Orabi (2014). A Matrix Inversion Hardware Architecture Based on Gauss-Jordan Elimination For MIMO Applications. Faculty of Electrical Engineering University Teknologi Malaysia.
- 8. Aravindh K. and Deepak M. (2013). *Matrix inversion using Cholesky decomposition*. Signal Processing: Algorithms, Architectures, Arrangements, and Applications (SPA).
- 9. Duarte, R., Neto, H. and Vestias (2009). *Double-precision gauss-jordan algorithm with partial pivoting on FPGAs*. 12th Euromicro Conference.
- 10. Pozrikidis, C. (2008). *Numerical computation in science and engineering*. Oxford: Oxford University Press.

11. Jayashree Rajagopalan (1996). *A thesis in The Department of Electrical and Computer Engineering*. Degree of Master of Applied Science at Concordia University Montreal, Quebec, Canada.