

ADAPTIVE ONLINE FAULT DETECTION ON NETWORK-ON-CHIP BASED
ON PACKET LOGGING MECHANISM

LOO LING KIM

UNIVERSITI TEKNOLOGI MALAYSIA

ADAPTIVE ONLINE FAULT DETECTION ON NETWORK-ON-CHIP BASED
ON PACKET LOGGING MECHANISM

LOO LING KIM

A thesis submitted in fulfilment of the
requirements for the award of the degree of
Master of Engineering (Electrical)

Faculty of Electrical Engineering
Universiti Teknologi Malaysia

APRIL 2015

Dedicated to my beloved parents, family, supervisor, seniors, labmates and friends

ACKNOWLEDGEMENT

First and foremost, I would like to express my deepest gratitude to my supervisor, Dr. Nadzir Marsono for giving me the opportunity to be involved in this field. His invaluable support, sharing of knowledge and guidance were the key for me to achieve my project completion.

Next, my sincerest appreciation goes to my senior Tei Yin Zhen for her help and technical advices. I have learned much from her as well as receiving lots of guidance. Besides, I would like to take the opportunity to thank Loo Hui Ru and Jeevan Sirkunan for helping me in my thesis writing. Moreover, I would like to thank my lab mates in VECAD research lab who have contributed directly and indirectly to the completion of this research and thesis.

Last but not least, I would like to thank my family for giving the fullest mental and physical support throughout my journey.

Life is a ceaseless learning process. We have to identify the things that we want to achieve at the moment. There is no right or wrong. It is about choices and determination to pass through endurance. The process of getting through endurance may be hard, but surely leave a meaningful memory throughout life.

ABSTRACT

The shrinking size of transistors and on-chip interconnects contribute to increasing probability of on-chip faults. Fault tolerance is one of the key features in Network-on-Chip (NoC) architecture. Current NoCs use Error Detection and Correction (EDC) and acknowledgement mechanisms for fault and error controls. In order to maintain system functionality in presence of the faults, adapting error detection and correction based on changing error probability is required. Adapting fault detection techniques based on error probability helps NoC to achieve improved fault tolerance. End-to-end (E2E) EDC works better at low error probability whereas switch-to-switch (S2S) works better at high error probability condition. This thesis proposes an adaptive fault detection and fault diagnosis based on Negative acknowledgement (NACK) logging mechanism. In the first part, this thesis proposes a PL-Adaptive method where NoC routers are able to switch between E2E and S2S EDC depending on changing error probability. Each router tracks transmitted packets and NACK packets to continuously monitor its fault level. In the second part, this thesis proposes fault type classification of router and link faults. Based on experimental results by using constant uniform traffic pattern, our proposed PL-Adaptive method gives better average latency than using only E2E or S2S. By evaluating the transmission latency with single error in a single path, our proposed PL-Adaptive method is able to achieve latency reduction in the range of [13% – 50%] compared to only S2S or E2E mechanism. Moreover, based on smaller decay rate and error probability in the range of $[5 \times 10^{-5} - 10^{-1}]$, smaller threshold increases the higher probability to detect fault and error. PL-Adaptive method is able to detect faults and error up to 96%. Besides, our proposed PL-Adaptive method allows NoC routers to adapt with dynamic packet error probability and can identify router and link faults.

ABSTRAK

Pengecutan saiz transistor serta sambungan atas-cip menyumbangkan kebarangkalian tinggi terhadap kesesaran atas-cip. Toleransi sesar merupakan salah satu ciri utama dalam seni bina Rangkaian-atas-Cip (NoC). NoC terkini menggunakan Pengesanan dan Pembetulan Ralat (EDC) serta mekanisme pengakuan untuk pengawalan kesesaran dan ralat. Dalam usaha mengekalkan fungsi sistem dengan kewujudan kesesaran, penyesuaian pengesanan dan pembetulan ralat berdasarkan perubahan kebarangkalian ralat diperlukan. Penyesuaian teknik pengesanan kesesaran berdasarkan kebarangkalian ralat membantu NoC mencapai toleransi kesesaran yang lebih baik. EDC hujung-ke-hujung (E2E) berfungsi lebih baik pada kebarangkalian ralat yang rendah manakala suis-ke-suis (S2S) pula berfungsi lebih baik pada kebarangkalian ralat yang tinggi. Tesis ini mencadangkan satu pengesanan kesesaran mudah suai dan diagnosis kesesaran berdasarkan mekanisme pengelogan pengakuan negatif (NACK). Dalam bahagian pertama, tesis ini mencadangkan *PL-Adaptive* di mana penghala NoC berupaya untuk bertukar di antara E2E atau S2S EDC bergantung kepada perubahan kebarangkalian ralat. Setiap penghala menjejaki paket yang dihantar dan paket NACK untuk memantau tahap kesesaran penghala sendiri secara berterusan. Berdasarkan keputusan eksperimen, kaedah yang dicadangkan memberi purata kependaman yang lebih baik daripada menggunakan hanya E2E atau S2S. Menilai kependaman penghantaran untuk satu ralat dalam penghantaran tunggal, kaedah *PL-Adaptive* yang dicadangkan mampu mencapai pengurangan kependaman dalam lingkungan [13% – 50%] berbanding dengan hanya menggunakan kaedah E2E atau S2S. Di samping itu, berdasarkan kadar pereputan yang lebih kecil dan kebarangkalian ralat dalam lingkungan [5×10^{-5} – 10^{-1}], nilai ambang yang kecil menambah kebarangkalian yang tinggi untuk mengesan kesesaran dan ralat. Kaedah *PL-Adaptive* mampu mengesan ralat sehingga 96%. Selain itu, kaedah *PL-Adaptive* membolehkan penghala NoC menyesuaikan diri dengan kebarangkalian ralat paket yang dinamik dan boleh mengenal pasti ralat pada penghala dan penghubung.

TABLE OF CONTENTS

CHAPTER	TITLE	PAGE
	DECLARATION	ii
	DEDICATION	iii
	ACKNOWLEDGEMENT	iv
	ABSTRACT	v
	ABSTRAK	vi
	TABLE OF CONTENTS	vii
	LIST OF TABLES	x
	LIST OF FIGURES	xi
	LIST OF ABBREVIATIONS	xiii
	LIST OF SYMBOLS	xv
	LIST OF APPENDICES	xvi
1	INTRODUCTION	1
	1.1 Background	1
	1.2 Problem Statement	2
	1.3 Research Objectives of Research	3
	1.4 Scope of Research	3
	1.5 Statement of Contribution	3
	1.6 Thesis Organization	4
2	THEORETICAL BACKGROUND AND LITERATURE REVIEW	5
	2.1 Network-on-Chip	5
	2.1.1 NoC Flow Control	6
	2.2 NoC Faults and Packet Transmission Error	7
	2.3 Fault Tolerance (FT)	9
	2.3.1 Flow and Error Controls	9
	2.3.2 Fault Diagnosis	10
	2.4 Packet Logging Mechanism	13

2.5	Motivation for Extended Works	13
3	METHODOLOGY	15
3.1	Research Framework	15
3.2	Experiment Setup	16
3.2.1	NoC Architecture	17
3.2.2	NoC Traffic	17
3.2.3	PL-Adaptive Mechanism	17
3.2.4	NoC Simulation	18
3.2.5	Performance Criteria	19
3.2.6	Chapter Summary	20
4	ADAPTIVE E2E/S2S ERROR DETECTION AND CORRECTIONS BASED ON PL-ADAPTIVE MECHANISM	21
4.1	PL-Adaptive Mechanism	21
4.2	Estimating Local Error Ratio	22
4.3	PL-Adaptive Architecture Extension on NoC Router	24
4.4	Experimental Results and Discussions	26
4.4.1	Transmission Latency (cycle) for E2E, S2S and PL-Adaptive	27
4.4.2	Effect of Decay Function on PL-Adaptive	28
4.5	Chapter Summary	29
5	DETECTING ROUTER AND LINK FAULT BASED ON INTEGRATED PL-ADAPTIVE MECHANISM	31
5.1	Detection of Router versus Link Faults	31
5.2	Estimating Faults Type	32
5.3	Architecture Extension on PL-Adaptive NoC Router	34
5.4	Experimental Results and Discussions	34
5.4.1	Detection of Router/Link Fault based on Logged NACK	35
5.4.2	Observation of Detected Fault over Injected Fault	39
5.4.3	The Percentage of Detected Router and Link Errors	40
5.5	Chapter Summary	42

6	CONCLUSION	44
6.1	Research Contribution	44
6.2	Future Work	44
	REFERENCES	46
	Appendix A	49

LIST OF TABLES

TABLE NO.	TITLE	PAGE
2.1	Methods used to tolerate different fault types.	12
4.1	Additional Components in PL-Adaptive router to enable PL-Adaptive Mechanism.	26
5.1	Fault condition, where $Q_{r_{i,j},0}$ refers to general fault ratio, $Q_{r_{i,j},1}$ for north port fault ratio, $Q_{r_{i,j},2}$ for south port fault ratio, $Q_{r_{i,j},3}$ for west port fault ratio and $Q_{r_{i,j},4}$ for east port fault ratio.	32
5.2	The ports representation.	33
5.3	Percentage of router error detected based on different threshold (θ) and error probability.	41
5.4	Percentage of link error detected based on different threshold (θ) and error probability.	42

LIST OF FIGURES

FIGURE NO.	TITLE	PAGE
2.1	General NoC structure consists of router (R), network interface (NI), link and processing element (PE)	6
2.2	Network-on-Chip layers and modules	7
2.3	E2E and S2S retransmission architectures.	11
3.1	Research framework.	16
3.2	Basic framework of PL-Adaptive mechanism on existing router.	18
4.1	Transmission and NACK sequence diagram.	22
4.2	An example of a 4×4 mesh with a path from router $r_{1,1}$ to router $r_{3,4}$ with faulty router $r_{3,1}$.	23
4.3	Observation of packet count, NACK count and local error ratio within the window size.	25
4.4	PL-Adaptive mechanism in NoC router.	26
4.5	PL-Adaptive router architecture.	27
4.6	Normalized transmission latency for E2E, S2S and adaptive with four cycles of transmission and one cycle of decoding for different error probabilities.	28
4.7	The effect of decay rate on normalized latency of PL-Adaptive for different error probabilities based on threshold of 10^{-1} .	29
5.1	An example of the functionality of directional packet counter and NACK counter.	32
5.2	Architecture extension on proposed PL_Adaptive NoC router architecture. Shaded blocks are the additional counters for each port.	34
5.3	Router and link fault detection based on fault ratio logged on each router and link (5.3c), and router utilization (5.3b) for the injected fault 10^{-1} on router $r_{2,2}$ and link $l_{5,3}$ (5.3a).	37

- 5.4 Router and link fault detection based on fault ratio logged on each router and link (5.4c), and router utilization (5.4b) for the injected fault on specified router and link (5.4a). 38
- 5.5 Detected fault on specified location of the injected fault in time series when router fault and link fault are injected to router $r_{2,2}$ and link $l_{5,3}$ with probability 10^{-2} , respectively. The θ is set to 10^{-2} . 39
- 5.6 Average hop count of fault detection for different error probabilities. Y-errorbar shows the maximum and minimum hop count of fault detection. Maximum hop count is 4 hops while minimum hop count is 1 hop. The non-straight line shows the average hop count. 40

LIST OF ABBREVIATIONS

ACK	–	Acknowledgement
ARQ	–	Automatic-Repeat-Request
BIST	–	Built In Self Test
CBR	–	Constant Bit Rate
CDD	–	Code-Disjoint Detection
CRC	–	Cyclic Redundancy Check
CPD	–	Critical Path Delay
DOR	–	Dimension Order Routing
DSP	–	Digital Signal Processing
EC+ED	–	Single-Error-Correcting, Multiple-Error-Detecting
ECC	–	Error Control Codings
EDC	–	Error Detection and Correction
<i>epr</i>	–	Equal Priority Recovery
E2E	–	End-to-End
FEC	–	Forward Error Correction
FPGA	–	Field-Programmable Gate Array
FIFO	–	First-In First-Out
FT	–	Fault Tolerance
HBH	–	Hop-By-Hop
IP	–	Intellectual Property
I/O	–	Input/Output
MinFT	–	Minimal-path Fault Tolerant
NACK	–	Negative Acknowledgement
NI	–	Network Interface
NoC	–	Network-on-Chip
<i>pbr</i>	–	Priority-Based Recovery
PE	–	Processing Element
PL-Adaptive	–	Packet Logging-Adaptive

QoS	–	Quality-of-Service
SoC	–	System-on-Chip
S2S	–	Switch-to-Switch
VBR	–	Variable Bit Rate

LIST OF SYMBOLS

θ	–	Predefined Threshold
$\phi_{k,r_{i,j}}$	–	Value when the k -th packet is transmitted through router $r_{i,j}$
$\phi_{k,r_{i,j},m}$	–	Value when the k -th packet is transmitted through port m of router $r_{i,j}$
$\varepsilon_{k,r_{i,j}}$	–	Value that indicates whether k -th packet is erroneous or error-free
$\varepsilon_{k,r_{i,j},m}$	–	Value that indicates whether k -th packet transmitted through port m of router $r_{i,j}$ is erroneous or error-free
$C_{r_{i,j}}$	–	Packet Count on router $r_{i,j}$
$C_{r_{i,j},m}$	–	Packet Count on port m of router $r_{i,j}$
$l_{i,j}$	–	Link of i -th row and j -th column
$N_{r_{i,j}}$	–	NACK Count on router $r_{i,j}$
$N_{r_{i,j},m}$	–	NACK Count on port m of router $r_{i,j}$
$Q_{r_{i,j}}$	–	Error Ratio on router $r_{i,j}$
$Q_{r_{i,j},m}$	–	Error Ratio on port m of router $r_{i,j}$
$r_{i,j}$	–	Router of i -th row and j -th column

LIST OF APPENDICES

APPENDIX	TITLE	PAGE
A	List of Publication	49

CHAPTER 1

INTRODUCTION

1.1 Background

Complex bus-based System-on-Chip (SoC) architectures can benefit from network-on-chip (NoC) interconnect architecture. NoC is a potential solution for on-chip interconnection by homogenizing connection between processing elements (PEs) with routers and shared links. NoC allows better predictability and scalability of topology [1]. As Very Large Scale Integration (VLSI) fabrication technology advances, component size and interconnects gaps become smaller, resulting in increasing fault and crosstalk occurrences.

NoC design methodology can be divided into application modeling, NoC communication, and NoC design validation [1]. Application modeling is concerned with application mapping with optimized topology, traffic and interconnection. NoC communication is concerned with the flow control scheme and routing algorithm for efficient NoC traffic transmission. On the other hand, NoC design validation is concerned with validating and testing an NoC design. The focus of this thesis is on fault tolerance towards effective NoC communication, which belongs to the last category.

Faults can be categorized in different perspectives such as temporal (transient, intermittent and permanent faults) and spatial (data faults or control faults). These faults result in packet errors or control errors which are detrimental to the NoC functionality for message transfer. Effective detection mechanism and diagnosis information allow fault recovery and even the fault characterization to be performed. Upon the detection of errors, fault diagnosis can only be performed with the information collected from fault detection. Therefore, recovery approaches can be applied, such as [2–5].

In order to handle bit errors in packets, error detection and correction (EDC) have been proposed on mesh-based NoC [2, 6–8]. These basic error detection mechanisms are either the end-to-end (E2E) or switch-to-switch (S2S) EDC [2]. E2E checks packets for error at destinations only, whereas S2S performs error detection at intermediate routers [6]. Several researchers [2–5] analyzed the cost and performance for both mechanisms. Several researchers proposed extensions to existing E2E and S2S EDCs to allow hybrid error detection and correcting mechanisms [2], hop-by-hop retransmission with 3-flit-deep retransmission buffer [3], fault diagnosis method on individual router and adjacent links [5], as well as code-disjoint detection method [4].

1.2 Problem Statement

Several researchers [2–5] have optimized both E2E and S2S EDCs in term of Quality of Service (QoS) performances. The NoC router architecture requires modification to fit in specific fault tolerance feature. Methods were proposed to improve those QoS, but require complex router architecture modification. From analysis in [2–4], it is clearly shown that with low error probability, both EDCs incur similar latency. However, E2E induces lower overhead and S2S requires more overhead at each router [2]. When error probability increases, E2E results in higher packet transmission latency than S2S. This is because each router is penalized for retransmission latency through the source to destination path when retransmission is activated. Due to the different performance of E2E and S2S at different error probabilities, making decision to adaptively choose either E2E or S2S to detect online fault can improve QoS of NoC fault tolerance.

Fault locating is also essential in fault tolerance in order to pinpoint faults on router or link [5]. Knowing the possible location of fault on NoC and the fault type allow the implementation of suitable recovery approach such as packet rerouting due to faulty paths [4]. Existing E2E EDCs is ineffective in locating error on router or link [4, 6]. Due to large numbers of PEs and interconnects, packet retransmission results in low throughput. Hence, a technique to locate faults is required to identify faults either as router or link faults.

1.3 Research Objectives of Research

The goal of this research is to propose an adaptive mechanism for online fault detection on NoC by utilizing existing NACK flow control mechanism. Specifically the objectives of this thesis are:

1. To propose the PL-Adaptive mechanism for adaptive online fault detection on NoC. The packet transmitted through each router as well as NACK will be tracked and used in the decision making to allow routers to switch between E2E and S2S EDC depending on near real-time error probability estimation.
2. To propose a fault-locating and fault type prediction technique. Either router or link faults can be predicted so that NoC priority recovery mechanism can be applied.

1.4 Scope of Research

The work presented in this thesis is scoped as follow. Firstly, the topology which is implemented throughout the thesis is mesh topology. 4×4 mesh topology is used to verify the mechanism because of its simple implementation. Next, YX routing mechanism is implemented for the packet routing. YX routing is used in this thesis for better simulation and analysis because of its simplicity of implementation. This thesis focuses on fault detection where fault recovery mechanism is excluded. The NACK feedback channel is assumed to be error-free. Queuing effect for packet buffering is excluded from the scope of research. A synthetic traffic is implemented to verify all possible paths in all experiments.

1.5 Statement of Contribution

The implementation of PL-Adaptive mechanism enables packet information to be logged by individual router for decision making that improves the overall transmission latency. The contributions of this thesis are as follow.

For fault detection, PL-Adaptive mechanism utilizes NACK logging to switch between E2E and S2S based on different local error ratio on NoC routers. This

results in the reduction of packet retransmission. Since existing NACK flow control is utilized as part of the algorithm, existing NACK information is used instead of sending additional packet information that may require additional processing.

From perspective of fault diagnosis, extracting the online packet fault information from routers enable almost real time fault diagnosis to be performed to detect router and link faults. Therefore, it helps in isolating potential fault locations before suitable fault recovery method can be applied, e.g. path rerouting. High general error ratio on router and certain ports indicate the link fault whereas the high router error ratio on all ports indicate router fault.

1.6 Thesis Organization

This thesis is organized in six chapters. Each chapter is described next.

Chapter 2 deliberates about theoretical background of NoC, fault and packet errors, fault tolerance and packet logging mechanism. Meanwhile, the literature review of current fault tolerance of E2E and S2S trends are discussed. Chapter 3 describes the methodology to carry out the works. The research framework, tool, mechanism and experiment setup are included.

Chapter 4 discusses the idea of PL-Adaptive mechanism on adaptive fault tolerance and the approach of fault tolerance implementation. The algorithm of proposed PL-Adaptive mechanism is also illustrated. Furthermore, experiments and result for simulation are analyzed to discuss the effectiveness of switching between E2E and S2S for different error probabilities.

Chapter 5 discusses about the extended idea of utilizing integrated PL-Adaptive mechanism to adapt for fault type prediction. This is to distinguish fault encountered on router or link. The approach as well as experiments are observed and discussed to analyze the effectiveness of integrated PL-Adaptive to detect router and link fault. Chapter 6 summarizes the thesis idea and objective while reinstates the contribution of the project.

REFERENCES

1. Marculescu, R., Ogras, U., Peh, L.-S., Jerger, N. and Hoskote, Y. Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 2009. 28(1): 3–21.
2. Murali, S., Theocharides, T., Vijaykrishnan, N., Irwin, M., Benini, L. and De Micheli, G. Analysis of error recovery schemes for Networks-on-Chips. *IEEE Design Test of Computers*, 2005. 22(5): 434 – 442.
3. Park, D., Nicopoulos, C., Kim, J., Vijaykrishnan, N. and Das, C. Exploring Fault-Tolerant Network-on-Chip Architectures. *International Conference on Dependable Systems and Networks, 2006. DSN 2006*. Philadelphia, Pennsylvania, US. 2006. 93 –104.
4. Grecu, C., Ivanov, A., Saleh, R., Sogomonyan, E. and Pande, P. On-line fault detection and location for NoC interconnects. *12th IEEE International On-Line Testing Symposium, 2006. IOLTS 2006*. Lake Como, Lombardy, Italy. 2006. 145–150.
5. Kohler, A., Schley, G. and Radetzki, M. Fault Tolerant Network on Chip Switching With Graceful Performance Degradation. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 2010. 29(6): 883–896.
6. Schley, G., Batzolis, N. and Radetzki, M. Fault Localizing End-to-End Flow Control Protocol for Networks-on-Chip. *21st Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP), 2013*. Belfast, Northern Ireland. 2013. 454–461.
7. Shamshiri, S., Ghofrani, A.-A. and Cheng, K.-T. End-to-end Error Correction and Online Diagnosis for on-Chip Networks. *IEEE International Test Conference (ITC), 2011*. Anaheim, California, US. 2011. 1–10.
8. Ghofrani, A.-A., Parikh, R., Shamshiri, S., DeOrio, A., Cheng, K.-T. and Bertacco, V. Comprehensive Online Defect Diagnosis in on-Chip Networks. *IEEE 30th VLSI Test Symposium (VTS), 2012*. Hyatt Maui, HI, US. 2012.

44–49.

9. Bjerregaard, T. and Mahadevan, S. A Survey of Research and Practices of Network-on-Chip. *ACM Comput. Surv.*, 2006. 38(1): 1–51.
10. Kumar, S., Jantsch, A., Soininen, J.-P., Forsell, M., Millberg, M., Oberg, J., Tiensyrja, K. and Hemani, A. A Network-on-Chip Architecture and Design Methodology. *IEEE Computer Society Annual Symposium on VLSI, 2002. Proceedings*. Pittsburgh, Pennsylvania, US. 2002. 105–112.
11. Rantala, V., Lehtonen, T. and Plosila, J. *Network-on-Chip Routing Algorithms*. Technical report. Turku, Finland: TUCS Technical Report. 2006.
12. Pullini, A., Angiolini, F., Bertozzi, D. and Benini, L. Fault Tolerance Overhead in Network-on-Chip Flow Control Schemes. *18th Symposium on Integrated Circuits and Systems Design*. Florianopolis, Brazil. 2005. 224–229.
13. Zimmer, H. *Fault Modelling and Error-Control Coding in a Network-on-Chip*. M.sc. thesis. Laboratory of Electronics and Computer Systems Royal Institute of Technology (KTH)LECS/IMIT/KTH. 2002.
14. Radetzki, M., Feng, C., Zhao, X. and Jantsch, A. Methods for Fault Tolerance in Networks-on-Chip. *ACM Comput. Surv.*, 2013. 46(1): 1–38.
15. Constantinescu, C. Trends and Challenges in VLSI Circuit Reliability. *IEEE Micro*, 2003. 23(4): 14–19.
16. Grecu, C., Anghel, L., Pande, P., Ivanov, A. and Saleh, R. Essential Fault-Tolerance Metrics for NoC Infrastructures. *13th IEEE International On-Line Testing Symposium, 2007. IOLTS 07*. Crete, Greece. 2007. 37–42.
17. Pirretti, M., Link, G., Brooks, R., Vijaykrishnan, N., Kandemir, M. and Irwin, M. Fault Tolerant Algorithms for Network-on-Chip Interconnect. *IEEE Computer society Annual Symposium on VLSI, 2004. Proceedings*. Lafayette, LA, USA. 2004. 46–51.
18. Vellanki, P., Banerjee, N. and Chatha, K. S. Quality-of-Service and Error Control Techniques for Network-on-Chip Architectures. *Proc. GLSVLSI 04*. Houston, Texas, USA. 2004. 45–50.
19. Batovski, D. A. Book Review A Scholarly Review of [Error Control for Network-On-Chip Links (Authors: Bo Fu and Paul Ampadu, 2012)]. *Journal of Engineering, Computing and Architecture*, 2013.
20. Agarwal, A., Iskander, C. and Shankar, R. Survey of Network-on-Chip (NoC) Architectures & Contributions. *Journal of Engineering, Computing and Architecture*, 2009.

21. Feng, C., Lu, Z., Jantsch, A., Zhang, M. and Xing, Z. Addressing Transient and Permanent Faults in NoC With Efficient Fault-Tolerant Deflection Router. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, 2013, 21(6): 1053–1066.
22. Snoeren, A. C., Partridge, C., Sanchez, L. A., Jones, C. E., Tchakountio, F., Schwartz, B., Kent, S. T. and Strayer, W. T. Single-packet IP Traceback. *IEEE/ACM Trans. Netw.*, 2002. 10(6): 721–734.
23. Gong, C. and Sarac, K. IP Traceback Based on Packet Marking and Logging. *IEEE International Conference on Communications, 2005. ICC 2005*. Seoul, Korea. 2005. 1043–1047.
24. Sung, M., Xu, J., Li, J. and Li, L. Large-Scale IP Traceback in High-Speed Internet: Practical Techniques and Information-Theoretic Foundation. *IEEE/ACM Transactions on Networking*, 2008, 2008. 16(6): 1253–1266.
25. Yang, M.-H. and Yang, M.-C. RIHT: A Novel Hybrid IP Traceback Scheme. *IEEE Transactions on Information Forensics and Security*, 2012. 7(2): 789–797.
26. Prodromou, A., Panteli, A., Nicopoulos, C. and Sazeides, Y. NoCAAlert: An On-Line and Real-Time Fault Detection Mechanism for Network-on-Chip Architectures. *45th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), 2012*. Vancouver, BC, Canada. 2012. 60–71.
27. Chen, C.-H. O., Park, S., Krishna, T., Subramanian, S., Chandrakasan, A. P. and Peh, L.-S. SMART: A Single-cycle Reconfigurable NoC for SoC Applications. *Design, Automation Test in Europe Conference Exhibition (DATE)*. Grenoble, France. 2013. 338–343.