# DESIGN OF ANALOG MODULES USING CARBON NANOTUBE FIELD EFFECT TRANSISTOR (CNFET)

LEE LIH SHIUAN

A project report submitted in partial fulfilment of the requirements for the award of the degree of Master of Engineering (Electrical - Computer & Microelectronics System)

> Faculty of Electrical Engineering Universiti Teknologi Malaysia

> > JUNE 2014

Specially dedicated to my beloved parents

### ACKNOWLEDGEMENT

Sincere appreciation to Prof. Dr. Abu Khari for his invaluable dedication of precious time and effort in supervising this project. Also, thanks to Stanford University for the CNFET model.

### ABSTRACT

Carbon Nanotube Field Effect Transistor (CNFET) with its unique electrical properties has the potential of becoming a future alternative technology. Currently, research on CNFET circuit design is at the initial stage and it is challenging compared to conventional CMOS. In CMOS design, the Id current equation is utilised to estimate the transistor size; whereas for CNFET, discussion on analog circuit design is limited. In addition, there are some CNFET parameters which are different from CMOS parameters need to be studied from design perspective. Therefore, a design technique has to be developed. In this project, challenges of CNFET design and differences with CMOS are identified. Various CNFET parameters are studied, which include diameter, channel length, pitch and number of tubes. Besides, the effects of CNFET parameters on circuit performance are explored and consequently the governing parameters are identified. In addition, the design approach is implemented in analog cells which include general purpose op amp. A considerable amount of HSPICE simulation using Stanford CNFET model has been performed to verify the proposed method. It is hope that the design approach developed in this project can be used as a guideline for circuit designer.

### ABSTRAK

Tiub nano karbon kesan medan transistor (CNFET) yang mempunyai keunikan elektrik berpotensi menjadi teknologi alternatif masa depan. Kebelakangan ini, penyelidikan mengenai rekabentuk litar CNFET berada di peringkat awal dan ia lebih mencabarkan berbanding dengan CMOS konvensional. Dalam rekabentuk litar CMOS, Id formula digunakan untuk menganggarkan saiz transistor; manakala bagi CNFET, pengajian berkaitan dengan kaedah rekabentuk litar analog adalah terhad. Di samping itu, terdapat beberapa parameter CNFET yang berbeza daripada parameter CMOS perlu diterokai dari rekabentuk litar perspektif. Oleh itu, teknik rekabentuk litar analog CNFET perlu dibina. Dalam projek ini , cabaran CNFET dan perbezaan dengan CMOS dari rekabentuk litar perspektif dianalisis. Pelbagai parameter CNFET diterokai, termasuk diameter, panjang saluran, jarak tiub dan bilangan tiub. Di samping itu, kesan parameter CNFET pada prestasi litar dieksplorasi dan parameter utama diidentifikasi. Selain itu, kaedah reka bentuk litar diimplementasi dalam litar analog termasuk kegunaan umum op amp. Sebilangan simulasi HSPICE dengan menggunakan Stanford CNFET model dilaksanakan untuk mengesahkan kaedah tersebut. Adalah diharapkan bahawa pembangunan projek ini dalam kaedah rekabentuk litar analog CNFET boleh digunakan sebagai panduan kepada pereka litar.

# TABLE OF CONTENTS

CHAPTER	TITLE	PAGE
Γ	DECLARATION	ii
Γ	DEDICATION	iii
A	CKNOWLEDGEMENT	iv
A	ABSTRACT	v
A	ABSTRAK	vi
Г	ABLE OF CONTENTS	vii
I	JST OF TABLES	ix
Ι	IST OF FIGURES	x
I	IST OF ABBREVIATIONS	xiii
I	IST OF SYMBOLS	xiv
1 I	NTRODUCTION	1
1	.1 Background	1
1	.2 Problem Statement	2
1	.3 Objectives	2
1	.4 Scope of Work	2
1	.5 Outline of Report	3
2 L	ITERATURE REVIEW	4
2	.1 Review of Stanford CNFET Model	4
2	.2 Review of Related Work	6
2	.3 Motivation for Extended Work	12

3	RES	EARCH	METHODOLOGY	13
	3.1	Design	Approach	14
	3.2	Stanford	d CNFET Model [8]	16
	3.3	HSPICE	ESimulation	18
	3.4	Differen	nces of CNFET and CMOS	21
	3.5	CNFET	Characterization for Design	23
		3.5.1	Circuit Configuration for Output Conductance	24
		3.5.2	Circuit Configuration for Transconductance	25
4	RES	ULT OF	AMPLIFIER	28
	4.1	CNFET	Characterization	29
		4.1.1	I-V Characteristic of CNFET	29
		4.1.2	Output Conductance of CNFET	32
		4.1.3	Transconductance of CNFET	34
		4.1.4	Intrinsic Gain of CNFET	40
		4.1.5	Transconductance Efficiency of CNFET	41
	4.2	CNFET	Amplifier	42
		4.2.1	Gain of CNFET Amplifier	43
		4.2.2	Cut-off Frequency of CNFET Amplifier	44
		4.2.3	Gain Bandwidth Product of CNFET Amplifier	46
		4.2.4	Power Dissipation of CNFET Amplifier	47
5	RES	ULT OF	OPERATIONAL AMPLIFIER	48
	5.1	Differen	ntial Amplifier	48
	5.2	Operati	onal Amplifier	51
	5.3	Perform	nance Comparison of Op Amp	53
	5.4	Op Amj	p Figure of Merit	54
6	CON	CLUSIO	N	56
	6.1	Conclus	sion	56
	6.2	Future V	Work	57

REFERENCES

58

viii

# LIST OF TABLES

TABLE NO.	TITLE	PAGE
2.1	Stanford CNFET device parameters [8]	5
2.2	Summary of reviewed papers	11
3.1	Differences of Standard and Uniform Model	16
3.2	CNFET parameters used in simulation	19
3.3	Differences of CMOS and CNFET	22
4.1	CNFET parameters	39
5.1	Performance comparison of op amp	53

# LIST OF FIGURES

FIGURE NO.
------------

## TITLE

### PAGE

2.1	Illustration of Stanford CNFET device parameters [8]	4
2.2	Op amp design reported in [9]	6
2.3	Op amp design reported in [10,11,12]	7
2.4	Current mirror design reported in [13]	8
2.5	Op amp design reported in [14]	8
2.6	Op amp design reported in [15]	9
2.7	Op amp design reported in [16]	10
2.8	Design methodology proposed in [17]	10
3.1	Research methodology	13
3.2	Design approach of analog CNFET circuit	15
3.3	Example of HSPICE netlist	17
3.4	Varying CNFET parameters in netlist	20
3.5	I <sub>D</sub> - V <sub>DS</sub> curve of CNFET	23
3.6	I <sub>D</sub> - V <sub>GS</sub> curve of CNFET	24
3.7	Circuit configuration for output conductance	25
3.8	Circuit configuration for transconductance	26
3.9	Simulation result of transconductance	26
3.10	Published result of transconductance [26]	27
4.1	Id-Vds curve with diameter variation	29
4.2	Id-Vds curve with channel length variation	30
4.3	Id-Vds curve with pitch variation	30
4.4	Effect of pitch on drain current [23]	31
4.5	Id-Vds curve with tubes variation	31
4.6	Effect of diameter on output conductance and threshold voltage	32
4.7	Effect of channel length on output conductance	33

4.8	Effect of pitch on output conductance	33
4.9	Effect of tubes on output conductance	34
4.10	Effect of diameter on transconductance and threshold voltage	35
4.11	Id-Vgs curve with diameter variation	35
4.12	Effect of channel length on transconductance	36
4.13	Id-Vgs curve with channel length variation	36
4.14	Effect of pitch on transconductance	37
4.15	Id-Vgs curve with pitch variation	37
4.16	Effect of tubes on transconductance	38
4.17	Id-Vgs curve with tubes variation	38
4.18	Effect of various CNFET parameters on transconductance	39
4.19	Effect of various CNFET parameters on intrinsic gain	40
4.20	Effect of various CNFET parameters on transconductance	
	efficiency	41
4.21	Schematic circuits of (a) resistive load, (b) current source load,	
	(c) push-pull and (d) cascode amplifier	42
4.22	Gain of (a) resistive load, (b) current source load, (c) push-pull	
	and (d) cascode amplifier	43
4.23	Effect of various CNFET parameters on drain current	44
4.24	Effect of various CNFET parameters on output conductance	45
4.25	Cut-off frequency of (a) resistive load, (b) current source load,	
	(c) push-pull and (d) cascode amplifier	45
4.26	Gain bandwidth product of (a) resistive load, (b) current source	
	load, (c) push-pull and (d) cascode amplifier	46
4.27	Power dissipation of (a) resistive load, (b) current source load,	
	(c) push-pull and (d) cascode amplifier	47
5.1	Relationship of CNFET parameters and design performances	49
5.2	Differential amplifier circuit	50
5.3	(a) Gain (b) $f_{-3dB}$ (c) GBP and (d) Power of differential amplifier	50
5.4	Operationa amplifier circuit	51
5.5	Simulation for gain of op amp	52
5.6	Simulation for phase margin of op amp	52
5.7	Simulation for inverting gain of op amp	54
5.8	Simulation for output voltage swing of op amp	54

5.9	Simulation for PSRR of op amp	55
5.10	Simulation for SR of op amp	55

# LIST OF ABBREVIATIONS

CMOS	- Complementary Metal Oxide Semiconductor
CMRR	- Common Mode Rejection Ratio
CNFET	- Carbon Nanotube Field Effect Transistor
CNT	- Carbon NanoTube
GBP	- Gain Bandwidth Product
HSPICE	- H-Simulation Program with Integrated Circuit Emphasis
IC	- Integrated Circuit
ITRS	- International Technology Roadmap for Semiconductors
MOSFET	- Metal Oxide Semiconductor Field Effect Transistor
OPAMP	- Operational Amplifier
PSRR	- Power Supply Rejection Ratio
SR	- Slew Rate
SWNT	- Single-Walled carbon NanoTube

### LIST OF SYMBOLS

- Av Voltage gain
- Cgc Gate-to-channel capacitance
- Cgtg Gate-to-gate capacitance
- Cof Outer fringe capacitance
- Dcnt Diameter of carbon nanotube
- f<sub>-3dB</sub> Cut-off frequency
- gds Output conductance
- gm Transconductance
- gm/gds Intrinsic gain
- gm/id Transconductance efficiency
- I<sub>D</sub> Drain current
- Lch Channel length
- Ncnt Number of carbon nanotube
- rout Output resistance
- S Pitch
- V<sub>DS</sub> Drain-source voltage
- V<sub>GS</sub> Gate-source voltage
- V<sub>T</sub> Threshold voltage
- Wg Gate width

### **CHAPTER 1**

#### **INTRODUCTION**

#### 1.1 Background

As CMOS technology approaches the end of scaling, new structures and materials are discovered for alternative solution to Silicon. Carbon Nanotube Field Effect Transistor (CNFET) becomes one of the potential candidates for future IC technology. There has been a rapid progress on CNFET research since the discovery of carbon nanotube (CNT) due to its unique structure and electrical properties.

According to ITRS [1], CNFET technology is yet to mature for there are amount of process challenges which includes control of CNT purity, position/direction of CNT, CNT doping/carrier concentration, gate dielectric interface and contact formation. However, CNFET has better overall performance than CMOS because of its high drive current due to its high mobility of electrons movement near ballistic transport which leads to promising results. Considering the prospect of CNFET technology, there is a need to evaluate its performance on circuit level, yet researches on CNFET circuit design in digital and analog applications are few and limited [2,3,4,5].

Owing to the lack of literature on analog CNFET design, this project investigates the design issues of analog circuit using CNFET technology. CNFET parameters which are different from CMOS parameters need to be studied from design perspective. Therefore, a design technique has to be developed.

#### **1.2 Problem Statement**

CNFET is one of the potential choices in the future IC technology, yet references on CNFET circuit design are limited. The CNFET-based circuit design is different from conventional CMOS, whereby the design starts with transistor size estimation from Id current equation,  $I_D = \frac{1}{2} \mu C_{ox} \frac{W}{L} (V_{GS} - V_T)^2 (1 + \lambda V_{DS})$  for first-cut design using Level 1 model. On the other hand, in CNFET, there are a few parameters which include diameter, channel length, pitch and number of tubes. Having more parameters seems to have more options for circuit designer, yet blindly tune without understanding may cause difficulties in the design process. Therefore, it is necessary to study the CNFET parameters from design perspective. This project explores the CNFET parameters and its effects on circuit performance, consequently identifies the governing parameters. In addition, design approach is developed with the hope that it can be used as a guideline for others.

#### 1.3 Objectives

The objectives of this project are:

- i. To study CNFET parameters from design perspective;
- ii. To apply knowledge gained from part i above in design approach of analog cells which include general purpose op amp.

#### 1.4 Scope of Work

The scope of work encompasses the following areas:

- i. Study CNFET structure and Stanford CNFET model;
- ii. Identify major differences between CNFET and CMOS from design perspective;
- iii. Explore CNFET parameters and perform simulation in HSPICE;
- iv. Demonstrate design procedure in general purpose op amp.

### **1.5 Outline of Report**

This report starts from Chapter 1 that gives the background on the project which identifies the area of research, the objective and the scope of work. Chapter 2 presents the literature review. It reviews papers which are relevant to CNFET circuit design. Chapter 3 is the research methodology. It outlines the process of designing CNFET-based analog circuit. Chapter 4 presents the results of basic analog blocks which are resistive load inverting amplifier, current source load inverting amplifier, push-pull inverting amplifier and cascode amplifier. Chapter 5 presents the results of design work on differential amplifier and general purpose op amp. The outcome of the project is discussed in this chapter. Finally, Chapter 6 is the conclusion of the project.

#### REFERENCES

[1] International Technology Roadmap for Semiconductors 2013 Edition - Emerging Research Material, http://www.itrs.net/Links/2013ITRS/2013Chapters/2013ERM.pdf

[2] Wei Wang, Zhiyuan Yu and Ken Choi, High SNM 6T CNFET SRAM Cell Design Considering Nanotube Diameter and Transistor Ratio, *IEEE International Conference on Electro/Information Technology (EIT)*, 15-17 May 2011, pp.1-4.

[3] Hoque M.N.F., Ahmad H., Reza A.K., Mominuzzaman S.M. and Harun-Ur-Rashid A.B.M., Design Optimization of High Frequency Op Amp Using 32nm CNFET, *6th International Conference on Electrical and Computer Engineering (ICECE)*,18-20 Dec 2010, pp.230-234.

[4] Kim, Young Bok, Yong-Bin Kim and Fabrizio Lombardi, A Novel Design Methodology to Optimize the Speed and Power of the CNTFET Circuits, 2009 *MWSCAS'09 52nd IEEE International Midwest Symposium on Circuits and Systems*, 2009, pp. 1130-1133.

[5] Tanísia Possani and Alessandro Girardi, Design Methodology of Analog Integrated Circuits Using Carbon Nanotube Transistors, *Federal University of Pampa – UNIPAMPA*, Alegrete - RS – Brazil, 2011.

[6] Jie Deng and H.S.Philip Wong, A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel Region, IEEE Transactions on Electron Devices, December 2007, 54(12), pp. 3186-3194.

[7] Jie Deng and H.S.Philip Wong, A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part II: Full Device Model and Circuit Performance Benchmarking, IEEE Transactions on Electron Devices, December 2007, 54(12), pp. 3195-3204.

[8] A Quick User Guide on Stanford University Carbon Nanotube Field Transistors(CNFET) HSPICE Model v.2.2.1

[9] Hoque M.N.F., Ahmad H., Reza A.K., Mominuzzaman S.M. and Harun-Ur-Rashid A.B.M., Design Optimization of High Frequency Op Amp Using 32nm CNFET, 6th International Conference on Electrical and Computer Engineering (ICECE), 18-20 Dec.2010, pp.230-234.

[10] Rahman F., Zaidi A.M., Anam N. and Akter A., Performance Evaluation of a 32-nm CNT-OPAMP: Design, Characteristic Optimization and Comparison with CMOS Technology, *Proceedings of 14th International Conference on Computer and Information Technology*, 22-24 Dec.2011, pp.583-588.

[11] Rahman F., Zaidi A.M., Anam N. and Akter A., Faiz R., A Study on the Performance Evaluation of a CNT-OPAMP by Variation of SWNTs in the CNFET-Channel Region, *IEEE Regional Symposium on Micro and Nanoelectronics (RSM)*, 28-30 Sep. 2011, pp.278-281.

[12] Fatema, Niger, Ikram Ilyas, Refaya Taskin Shama, and Fahim Rahman. Performance Evaluation of 8-Transistor and 9-Transistor, 32-nm CNT-OPAMPs in Designing and Comparing Non-Inverting Amplifiers, *Proceedings of the Globbal Engineering, Science and Technology Conference,* 28-29 Dec.2012.

[13] Polimetla M. and Mahapatra R., Analysis of Current Mirror in 32nm MOSFET and CNFET Technologies, *World Academy of Science, Engineering and Technology*, 2011, pp.806-809.

[14] Usmani F.A., Alam N. and Hasan M., Performance Comparison of Class AB Operational Amplifiers at 32nm in Technologies Beyond CMOS, *Proceedings of the 3rd National Conference INDIACom Computing for Nation Development*, 26-27 Feb.2009.

[15] Usmani F.A. and Hasan M., Design and Parametric Analysis of 32nm OPAMP in CMOS and CNFET Technologies for Optimum Performance, *Proceedings of the Argentine School of Micro-Nanoelectronics, Technology and Applications (EAMTA)*, 1-2 Oct.2009, pp.87-92.

[16] Sankar, P.A.G. and Kumar, K.U., Design and Analysis of Two Stage Operational Amplifier Based on Emerging sub-32nm Technology, 2013 International Conference on Advanced Nanomaterials and Emerging Engineering Technologies (ICANMEET), 24-26 July 2013, pp.587-591.

[17] Tanísia Possani and Alessandro Girardi, Design Methodology Of Analog
Integrated Circuits Using Carbon Nanotube Transistors, *Federal University of Pampa*- UNIPAMPA, Alegrete RS Brazil, 2011.

[18] W. Makni, M. Najari, H. Samet, and M. Masmoudi, Operational Amplifier Circuit Design Using Carbon Nanotube Transistors, *Nanoscience & Nanotechnology-Asia*, 2013, 3(1), pp.106-113.

[19] Raychowdhury, Arijit, Saibal Mukhopadhyay, and Kaushik Roy, A circuitcompatible model of ballistic carbon nanotube field-effect transistors, *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 2004, 23(10), pp.1411-1420.

[20] Usmani F.A. and Hasan M., Novel hybrid CMOS and CNFET Inverting Amplifier Design for Area, Power and Performance Optimization, *IEDST'09 2nd International Workshop on Electron Devices and Semiconductor Technology*, IEEE, 2009, pp. 1-5.

[21] Loan, Sajad A., M. Nizamuddin, Faisal Bashir, Humyra Shabir, Asim M. Murshid, Abdul Rahman Alamoud, and Shuja A. Abbasi, Design of a Novel High Gain Carbon Nanotube based Operational Transconductance Amplifier, *Proceedings of the International MultiConference of Engineers and Computer Scientists*, vol. 2. 2014.

[22] Jie Deng, and H. S. Wong, Modeling and Analysis of Planar-Gate Electrostatic Capacitance of 1-D FET with Multiple Cylindrical Conducting Channels, *IEEE Transactions on Electron Devices*, 2007, 54(9), pp.2377-2385.

[23] Jie Deng, Device Modeling and Circuit Performance Evaluation for Nanoscale Devices: Silicon Technology beyond 45 nm Node and Carbon Nanotube Field Effect Transistors, Ph.D. Dissertation, Stanford University, 2007.

[24] Akinwande D., Liang J., Chong S., Nishi Y. and Wong, H.S.P, Analytical Ballistic Theory of Carbon Nanotube Transistors: Experimental Validation, Device Physics, Parameter Extraction, and Performance Projection, *Journal of Applied Physics*, 2008, 104 (12), pp.124514-1-4.

[25] Tanísia Possani and Alessandro Girardi, Analysis of Electrical Characteristics of Carbon Nanotube Associations of Transistors and Comparison with CMOS Technology, *Federal University of Pampa - UNIPAMPA*, Alegrete RS Brazil, 2010.

[26] Hayat, Khizar, Hammad M. Cheema, and Atif Shamim, Potential of Carbon Nanotube Field Effect Transistors for Analogue Circuits, *The Journal of Engineering*, 2013, 1(1).

[27] Pregaldiny, Fabien, J. Kammerer, and Christophe Lallement, Compact Modeling and Applications of CNTFETs for Analog and Digital Circuit Design, *ICECS'06 13th IEEE International Conference on Electronics, Circuits and Systems*, IEEE, 2006, pp. 1030-1033.

[28] Ajit, Janardhanan S., Yong-Bin Kim, and Minsu Choi, Performance Assessment of Analog Circuits with Carbon Nanotube FET (CNFET), *Proceedings of the 20th Symposium on Great Lakes Symposium on VLSI*, ACM, 2010, pp.163-166.

[29] Jespers Paul, The gm/ID Methodology, a sizing tool for low-voltage analog CMOS Circuits: The semi-empirical and compact model approaches. Vol.29, Springer, 2009.