Universiti Teknologi Malaysia Institutional Repository

Area optimization for networks-on-chip architecture using deep network partiotioning

Lit, A. and Basri, H. Mohamed and Hussin, S. N. S. and Yee, O. Co (2011) Area optimization for networks-on-chip architecture using deep network partiotioning. In: Proceedings Of Encon 2011 4th Engineering Conference.

Full text not available from this repository.


Item Type:Conference or Workshop Item (Paper)
Uncontrolled Keywords:network partiotioning
Divisions:Electrical Engineering
ID Code:45607
Deposited By: Haliza Zainal
Deposited On:10 Jun 2015 03:00
Last Modified:22 Aug 2017 08:24

Repository Staff Only: item control page