

MECHANISM-BASED RELIABILITY MODEL FOR ELECTRONIC PACKAGES

NG CHEE WENG

A thesis submitted in fulfilment of the
requirements for the award of the degree of
Master of Engineering (Mechanical)

Faculty of Mechanical Engineering
Universiti Teknologi Malaysia

JULY 2005

Acknowledgement

I would like to express my deepest gratitude to my research supervisors, Associate Professor Dr. Mohd. Nasir Tamin and Associate Professor Dr. Ali Ourdjini. Without their guidance and advice, the completion of my research would not be possible.

I would like to thank Intel Technology in giving me a chance to carry out this research and my mentor, Mr. Stephen Lam for his guidance.

Last but not least, I would like to thank my family and friends especially Hooi San, Ching, SS, Yan and Ing Chen in giving their cheering supports.

ABSTRACT

Mechanism-based reliability model is different from the conventional reliability model. It is generated based on a specific failure. The failure mechanism is studied in detail to obtain a model that incorporates all significant stressing variables. For fatigue driven failure, Coffin-Manson equation is the typical and most favourable model due to its simplicity. However, important variables in thermal cycling which are dwell time and ramp rate are not considered in this model. Studies were carried out to investigate the effects of dwell time and ramp rate on the reliability of electronic packages based on Bump Limiting Metallurgy (BLM) separation failure criterion. The experimental results showed that dwell time and ramp rate significantly affected the reliability performance of the BLM structure in the electronic package. The effect of ramp rate was converted into a newly introduced variable, called effective dwell time, $(t_{\text{dwell}})_{\text{eff}}$. Earlier failure of the BLM was observed with the increase of the $(t_{\text{dwell}})_{\text{eff}}$ and temperature change, ΔT . Silicon die side wall delamination (SWD) failure was studied to check the applicability of the same approach used in BLM reliability analysis to other fatigue driven failure in electronic package. The studies showed that the same approach was applicable in reliability modelling based on SWD failure. The increase of ΔT , dwell time and ramp rate could accelerate SWD failure.

ABSTRAK

Model reliabiliti berdasarkan mekanisme adalah suatu model yang khas dan berlainan dengan model reliabiliti tradisional. Ia diterbitkan berdasarkan satu jenis kegagalan. Mekanisme kegagalan tersebut dikaji untuk memperolehi satu model yang dapat menimbangkan semua pembolehubah yang penting. Persamaan Coffin-Manson merupakan model yang paling popular untuk kegagalan yang berkaitan dengan kegagalan kelesuan kerana ia mudah digunakan. Akan tetapi, dua pembolehubah yang penting telah diabaikan dalam persamaan tersebut, iaitu 'dwell time' and 'ramp rate'. Kajian telah dijalankan untuk mengkaji kesan kedua-dua pembolehubah tersebut terhadap reliabiliti bagi suatu komponen elektrik berdasarkan suatu kegagalan. Kegagalan pada Bump Limiting Metallurgy (BLM) telah dikaji. Daripada eksperimen, didapati 'dwell time' dan 'ramp rate' dapat mempengaruhi reliabiliti BLM. Kesan 'ramp rate' telah ditukar dalam suatu pembolehubah yang baru iaitu 'effective dwell time' dalam kajian ini. Peningkatan 'effective dwell time' dan ΔT dapat mempercepatkan kegagalan BLM ini. Si-die side wall delamination (SWD) telah dikaji dengan menggunakan cara yang sama seperti yang digunakan dalam kegagalan BLM. Ini adalah untuk menunjukkan cara yang digunakan tersebut boleh digunakan pada kegagalan yang lain. Untuk kegagalan SWD, ΔT , 'dwell time' dan 'ramp rate' merupakan pembolehubah yang penting yang dapat mempercepatkan kegagalan tersebut.

TABLE OF CONTENTS

CHAPTER	TITLE	PAGE
	Status of thesis	
	Supervisors' declaration	
	Thesis title	i
	Declaration	ii
	Acknowledgement	iii
	Abstract	iv
	Table of contents	vi
	List of tables	ix
	List of figures	x
	List of symbols	xiii
	List of appendices	xiv
 1	 INTRODUCTION	
	1.1 Background	1
	1.2 Overview of Flip-Chip Product	3
	1.3 Significance of Study	5
	1.4 Objectives	6
	1.5 Scope	6
	1.6 Methodology	6

1.7	Thesis Layout	9
-----	---------------	---

2 LITERATURE REVIEW

2.1	Electronic Packaging	11
2.2	Bump Limiting Metallurgy (BLM)	13
2.3	Failure Mechanisms in Flip Chip	17
2.4	Reliability Model	21
2.4.1	The Weibull Distribution	26
2.4.2	Lognormal Distribution	29
2.5	Accelerated Life Testing (ALT) in Electronic Packaging	32

3 RELIABILITY STUDY FOR BUMP LIMITING METALLURGY (BLM) FAILURE

3.1	Failure Mechanism of BLM Layer	35
3.2	Reliability Model	38
3.3	Experimental Strategies	42
3.4	Results and Discussion	49

4	RELIABILITY STUDY FOR DIE SIDE WALL DELAMINATION FAILURE	
4.1	Failure Mechanism of Side Wall Delamination (SWD)	61
4.2	Reliability Model	69
4.3	Experimental Strategies	72
4.4	Results and Discussion	77
5	CONCLUSIONS AND RECOMMENDATIONS	
5.1	Conclusions	83
5.2	Recommendations for Future Work	85
	REFERENCES	86
	Appendix A	93

LIST OF TABLES

TABLE	TITLE	PAGE
2.1	Properties of Weibull distribution	26
2.2	Weibull distribution properties	27
2.3	Properties of Lognormal distribution	30
3.1	Experiment configuration for BLM reliability studies	43
3.2	Interval setting for every experimental leg for BLM reliability studies	48
4.1	Experiment settings for SWD study	75
4.2	Comparison of original approach and the recommended approach	82

LIST OF FIGURES

FIGURE	TITLE	PAGE
1.1	Schematic of a flip-chip	4
1.2	Methodology of generating reliability model for electronic package	7
2.1	Solder bump flip-chip on board assembly	12
2.2	Interconnection between solder bump and the die, BLM	14
2.3	The solder bump attachment process flow	15
2.4	The effect of gold concentration on reliability of solder	17
2.5	Common failures of electronic package	18
2.6	The effects of (a) frequency, (b) temperature and (c) grain size on the fatigue properties of eutectic solder	19
2.7	Typical creep curve for solder 63Sn37Pb	20
2.8	Relationship between $f(t)$, $F(t)$ and $R(t)$	22
2.9	Schematic representation of the failure rate of a device as a function of time	23
2.10	Probability Density Function, Hazard Function and Reliability Function of Weibull distribution	28
2.11	PDF, Hazard function and Reliability function of Lognormal distribution	31

2.12	Difference between right and interval censored data	34
3.1	BLM location	36
3.2	The location of the IMC and V-rich porous layer	37
3.3	Crack location at the BLM	38
3.4	The effect of frequency to the fatigue properties of solder bump during thermal cycling	40
3.5	Definition of effective dwell time for reliability model based on BLM separation	41
3.6	Schematic diagram for FCBGA	42
3.7	Temperature cycle chamber	44
3.8	Thermal shock machine	45
3.9	Process flow for the precondition stressing	46
3.10	Procedure of reliability data collection using arbitrary censoring technique	47
3.11	BLM signature in the C-SAM image	49
3.12	SEM image of a missing bump showing separation at V-rich layer	50
3.13	The effect of ramp up and ramp down periods of the low ramp rate profile to the $(t_{\text{dwell}})_{\text{eff}}$ value	51
3.14	Profiles with same $(t_{\text{dwell}})_{\text{eff}}$ and ΔT (150°C) but with different t_{dwell}	52
3.15	Profiles with same $(t_{\text{dwell}})_{\text{eff}}$ and ΔT (180°C) but with different t_{dwell}	53
3.16	Acceleration of ΔT in BLM separation	54
3.17	Acceleration of dwell time in BLM separation	55
3.18	Frequent location of the occurrence of BLM separation	57
3.19	Reference location on the die surface for BLM separation occurrence study	58

3.20	Evolution of BLM separation after the onset of first BLM separation	59
4.1	Schematic diagram for die side wall delamination	61
4.2	Possibility 1 when the propagation of the delamination causing horizontal die crack	63
4.3	Possibility 2 when the delamination propagated till the bottom of the die and crack along the active surface of the die	64
4.4	C-SAM images showing horizontal die crack	65
4.5	SEM image for die SWD and its propagation into the die active region	67
4.6	C-SAM images showing signature of crack within die active region	68
4.7	Schematic diagram for FCPGA	72
4.8	Cross-sectioned image of an actual unit	73
4.9	Optical scope image of crack-like defect or SWD	74
4.10	Image showing the crack propagation path	76
4.11	Acceleration of ΔT in the SWD failure	77
4.12	Acceleration of dwell time in SWD failure	78
4.13	Acceleration effect of ramp rate in SWD failure	79
4.14	Linearized probability plots for ramp rate effect in SWD failure	79
4.15	Applicability of $(t_{\text{dwell}})_{\text{eff}}$ in SWD failure	81

LIST OF SYMBOLS

N_f	-	number cycle to failure
ΔT	-	temperature change
t_{dwell}	-	dwell time
$(t_{\text{dwell}})_{\text{eff}}$	-	effective dwell time
r	-	ramp rate
t	-	time
T	-	temperature
Q	-	activation energy
K	-	Boltzmann's constant
ε	-	strain
R_t	-	reliability function
$f(t)$	-	probability density function
$F(t)$	-	cumulative distribution function
λ	-	failure rate
α	-	scale of Weibull distribution
β	-	shape of Weibull distribution
μ	-	log mean of Lognormal distribution
σ	-	shape of Lognormal distribution
Z	-	acoustic impedance

LIST OF APPENDICES

APPENDIX	TITLE	PAGE
A	EDX results of BLM separation location	93

CHAPTER 1

INTRODUCTION

This thesis is presented as a partial requirement for the award of Master of Engineering (Mechanical). The research deals with reliability studies of electronic packages based on different failure mechanisms. This chapter introduces reliability assessment as applied in current electronic industries. The objectives, scope, methodology and layout of this thesis are presented in this chapter.

1.1 Background

In reliability assessment of an electronic package, Accelerated Life Testing (ALT) methods are used to accelerate the onset of failures with the single purpose of quantifying the life characteristics of the product under normal use conditions in a much shorter time. There are various ALT methods used in electronic industries such as Bake, Thermal Cycling, Power Cycling, Highly Accelerated Stress Test (HAST), Bias HAST, Mechanical Shock and Vibration, Temperature Humidity and Steam. (Tobias *et al.*, 1995)

Different ALT method is employed for different types of failure mechanisms in an electronic package. Bake method is used to accelerate diffusion and oxidation failure mechanism, Bias HAST is employed for metal migration and corrosion while vibration technique is utilized for brittle failure mechanism. Fatigue failure in electronic packages is normally predicted using Thermal Cycling tests. (Tobias *et al.*, 1995)

Thermo-mechanical fatigue failure has long been studied with respect to electronic package reliability (Agarwal *et al.*, 1999, Chien *et al.*, 2004, Guzek *et al.*, 1997, Pang *et al.*, 2002 and Sahasrabudhe *et al.*, 2002). The fatigue damage induced by thermal cycling is typically modelled using Coffin-Manson equation:

$$N_f = C(\Delta T)^{-m} \quad (1.1)$$

where N_f is number of cycle to failure, ΔT is temperature change and C and m are the coefficient and exponent, respectively. This Coffin-Manson equation is a favourable model for fatigue failure due to its simplicity. However, important variables in thermal cycling such as hold time at peak temperature and temperature ramp rate are not incorporated in this model. The hold or dwell time is defined as the time during which a package is held at the extreme temperature. Temperature ramp rate refers to how rapidly the temperature change happens in thermal cycling. The lack of dwell time and ramp rate effects in modelling the electronic package failure leads to the inaccuracy of the prediction of package reliability.

In addition to time varying temperature, the package has to endure a period of steady state operation where continuous deformation occurs due to creep and viscoplasticity. Consequently, dwell time is expected to have significant impact on the reliability of the electronic packages.

The ramp rate is directly related to the strain rate effect and affects the mechanical response of the package material. Thus, the ramp rate effect on reliability of electronic packages should be included in reliability model.

In this study, an experimental research is carried out to incorporate these two variables in modelling thermo-mechanical failures of electronic packages. The conventional Coffin-Manson model (equation 1.1) is modified to incorporate the ramp rate and dwell time effects. The modified model is validated and examined by two different failure mechanisms, namely, solder-related failure and side wall delamination of silicon die and underfill in a flip-chip.

The required thermal profiles with high and low ramp rate are obtained with two different temperature chambers; the air chamber (temperature cycle) and liquid chamber (thermal shock). The liquid medium promotes higher heat transfer rates than air and hence, the heating and cooling ramp rates of thermal shock are significantly higher than temperature cycle. The applicability of thermal shock in assessing electronic package reliability is examined.

1.2 Overview of Flip-Chip Product

In addition to wire-bonding technique, flip-chip is an alternative way to connect a chip/die to an electronic package. The flip-chip technology becomes increasingly popular in the electronic industries due to cost efficiency. Flip-chip technology provides the shortest possible leads, lowest inductance, highest frequency, best noise control, highest density, greatest number of Inputs/Outputs (I/O), smallest device footprints and lowest profile when compared with other popular interconnect method such as wire-bonding and tape automated bonding. (Michealides and Sitaraman, 1998)

Figure 1.1 is schematic of a flip-chip package. It consists of a silicon die, solder bumps, underfill and a substrate. The active surface of the die is mounted face down on the substrate, hence the term flip-chip. Flip-chip has utilized a Controlled Collapse Chip Connection (C4) die bumping technology for its die-to-substrate interconnection. This interconnection technology mounts the die onto the substrate using a matrix of solder

bumps on the die surface, matching an array of solder bumps or lands on the substrate. The die is connected to the substrate using a reflow process. The process consists of heating the package to the reflow temperature and cooled down to room temperature in a controlled profile. The solder bumps will be protected by a layer of underfill epoxy. The substrate is a multilayered structure carrying an electrical circuit and provides mechanical and electrical path between the die and the application board or card. The various layers are connected by vias or channels that run perpendicular to the layers. The center layer of the substrate is a glass-fiber reinforced resin core which divides the substrate into upper and bottom layers and these two layers are connected using the Plated Through Hole (PTH) vias. The




Figure 1.1 Schematic of a flip-chip

This C4 connection has always raised some reliability issues for the electronic packages due to solder bump crack and delamination between underfill and solder mask. These failures are caused by stress and strain due to different type of material Coefficient of Thermal Expansion (CTE) mismatch. Numerous studies on this C4 connection reliability in different aspects have been documented by eg. Bolanos et al., 2001, Chien et al., 2004, Pang et al., 2001, Tien et al., 1989 and Mustain et al., 1997.

1.3 Significance of Study

Although thermal cycling has long been used in reliability assessment of electronic package, it is apparently missing consideration for the dwell time and ramp rate effects. Consideration of these effects in a reliability model is expected to provide a more accurate prediction of package reliability.

Dwell time is incorporated into the analysis because it is one of the variables controlling creep mechanism in the package. The increase of dwell time can lead to larger creep strains in the package, therefore causing earlier failure.

Ramp rate is another considered variable in thermal fatigue failure. Fast ramp rate affects stress-strain response of the package materials. Therefore, its impact on the package reliability has to be investigated in order to have a much better reliability model.

The dwell time and ramp rate are incorporated in the reliability model based on the simple Coffin-Manson equation (1.1). This results in a simple model with physical parameters.

The proposed models are validated with the experimental data so that their predictive capability can be assessed.

1.4 Objectives

The objectives of this study are:

- Introduce dwell time and temperature ramp rate variables into a reliability model based on Coffin-Manson equation.
- Apply the modified Coffin-Manson model to electronic packages for solder fatigue failure.
- Validate the reliability model with experimental data and statistical analysis.
- Apply the methodology for the modified Coffin-Manson model to Si-die/underfill delamination failure.

1.5 Scope

The scope of the study is limited to the followings:

- The proposed model is based on Coffin-Manson equation for low cycle fatigue failure
- The model is applied to flip-chip packages provided by the industry
- Temperature cycle and thermal shock profiles with multiple dwell times are used as the stressing method
- Two different failure mechanisms are investigated, namely Bump Limiting Metallurgy (BLM) separation and Side Wall Delamination (SWD) failure

1.6 Methodology

Figure 1.2 shows a step by step methodology in generating a reliability model based on a specific failure mechanism. The methodology is adopted in this research to generate the reliability model for a particular electronic package.




Figure 1.2 Methodology of generating reliability model for electronic package

STEP 1 Failure mechanism

The dominant failure mechanism is identified. The two failure mechanisms to be studied are Bump Limiting Metallurgy (BLM) separation and Side Wall Delamination (SWD) failure. The failure mechanisms are studied to determine the significant stressing variables which can accelerate the failure such as temperature change (ΔT), dwell time (t_{dwell}) and ramp rate. A reliability model is suggested to incorporate all significant variables. Then, experiments are planned to verify the suggested model.

STEP 2 Run Experiment

Experiments are carried out to collect the reliability data which is the number of cycle to failure in this case. The experiments are planned so that the effects of every significant stressing variable can be examined. In the experiments, multiple dwell times and ΔT can be easily obtained by changing the setting parameters of the chamber. However, multiple ramp rates with invariant dwell time and ΔT can only be obtained by using different heat transfer medium. In this research, air chamber (temperature cycle) and liquid chamber (thermal shock) are utilized to generate different ramp rates in the experimental profiles. The air chamber can provide 30 – 40 °C/min ramp rate while the liquid chamber can give 370 – 380 °C/min ramp rate. The failure criteria have to be set to capture the failed units during the experiments. C-mode Scanning Acoustic Microscopy (C-SAM) is used to detect the BLM separation while electrical testing is used to detect SWD failure. Units with C-SAM or electrical reject are considered as a failed unit in the studies.

STEP 3 Failure analysis

Failure analysis has to be done on the failed unit to make sure that the failure generated in the experiments is similar to the failure found in the use condition. Cross-section and SEM imaging are used to examine and identify the failure features.

STEP 4 Fit life distribution

Experimental data collected in Step 2 is fitted into a statistical life distribution. Weibull and Lognormal distributions are used to fit the reliability data in electronic industries. Lognormal distribution is used to fit BLM separation data while Weibull is used to fit SWD failure data.

STEP 5 Accelerated life testing

With the experimental data from Step 2, all the unknown coefficients in the model suggested in Step 1 can be determined using accelerated life testing technique. The test conditions are correlated to the use condition using the suggested reliability model.

STEP 6 Verification and validation

The generated reliability models are verified to make sure all the significant stressing variables have been included in the models. Extra experiment is carried out to validate the generated model. The experimental results are compared to the prediction from the model.

1.7 Thesis Layout

There are 5 chapters in this thesis. Chapter 1 introduces the topic of the research. The objectives, scope and methodology to generate a reliability model for a failure mechanism in electronic package are presented.

Chapter 2 presents the literature review on the related topics. The review covers electronic packaging, BLM, failure mechanisms in flip-chip, accelerated life testing and reliability model.

Chapter 3 describes the reliability model based on modified Coffin-Manson equation as applied to solder interconnection failure or called as bump limiting metallurgy (BLM) separation.

Chapter 4 demonstrates similar methodology in establishing reliability model but it is applied to Si-die/underfill delamination failure or called as Side Wall Delamination (SWD) failure. The applicability of the approach used in BLM separation on this SWD failure is examined.

The last chapter (Chapter 5) is the conclusions for the thesis. Major findings are summarized. Future works including refinement of the current model is presented.