Universiti Teknologi Malaysia Institutional Repository

Digital modelling test technique for mixed mode circuits

Leong, Mun Hon (2005) Digital modelling test technique for mixed mode circuits. Masters thesis, Universiti Teknologi Malaysia, Faculty of Electrical Engineering.

[img]
Preview
PDF
505kB

Abstract

Recent demands in mobile communications, process control, automotive ASICs and smart sensors has accelerated the mixed-signal market and escalated the importance of mixed-signal test development. Mixed-signal circuit or mixed mode circuit is normally tested separately based on their core function. However, there is no guarantee that such testing approach would ensure that the system would function perfectly as a single entity. The main objective of this research is to investigate the application of digital modelling testing technique on mixed mode circuits. Digital modelling test technique is a method in which the test vector is simplified as a digital test vector. The investigation examined the suitable defect models as well as test procedures. The research also investigates the effectiveness of employing power supply voltage control (PSVC) testing technique together with the digital modelling. The reason of this test approach is due to independent reports of the effectiveness of these two test techniques. The circuit under test in this work includes a second order Butterworth low pass filter, an ADC and an op-amp. These circuits were chosen to represents a family of mixed – analogue and digital circuits. For comparison purpose, the ADC was tested using code density or histogram test technique. An analysis at bias point is presented to highlight why certain defects are exposed while others are not. The overall results showed that digital modelling test technique is able to model and expose unified analogue and mixed-signal faults. This is supported by the results from testing on discrete and CMOS circuitries. PSVC test coupled with digital model and pulse sampling can increase fault coverage for digital modelling test technique. The main advantages of digital model are it can reduce test time and eliminate circuit partitioning test.

Item Type:Thesis (Masters)
Additional Information:Thesis (Master of Engineering (Electrical)) - Universiti Teknologi Malaysia, 2005; Supervisor : Assoc. Prof. Dr. Abu Khari A’Ain
Subjects:T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions:Electrical Engineering
ID Code:4215
Deposited By: Widya Wahid
Deposited On:24 Aug 2007 09:46
Last Modified:16 Jan 2018 04:30

Repository Staff Only: item control page