

DEVELOPMENT OF A FIXED PIPELINE GPU ON FPGA

KEVIN LEONG WEI CHUNG

A project report submitted in partial fulfilment of the  
requirements for the award of the degree of  
Master of Engineering (Electrical – Computer and Microelectronic System)

Faculty of Electrical Engineering  
Universiti Teknologi Malaysia

MAY 2011

To my beloved father and mother

## **ACKNOWLEDGEMENT**

This project would not have been successful without the support from many people. Firstly, I would like to express my highest gratitude to my project supervisor, Dr. Usman Ullah Sheikh for his continuous guidance, patience and support toward me throughout the project.

I would also like to take this opportunity to thank my wife, Lim Choon Mei, for her continuous support during my project development. Besides that, I would also like to thanks my peers, Kua Wee Soon, Lee Si Long and Ong Hui Yien, for their continuous encouragement when I was facing project obstacles, without them, this project will never be accomplished.

Lastly, thanks to all my friends especially my senior Alice Koh Chee, who was always there for support and encouragement throughout the project.

## ABSTRACT

In recent years, a lot of research has been carried out to study on how feasible it is to implement GPU on FPGA. Besides that, fixed pipeline GPU has been the main choice for the graphic card vendor nowadays for example nVidia and AMD, and it has been a driving force for us to come out with the idea to have fixed pipeline GPU as a method of implementation into FPGA. In this project, a fixed pipeline GPU has been implemented on Altera Cyclone II FPGA. A fixed point of 12 coordinates undergo a series of fixed pipeline transformation to obtain a 3D Pyramid like polygon. One of the strong points for this project is on the rasterization module, where it does not require any buffer and hence extra buffer can be used to perform other tasks for daily usage. The floating point implementation is being done by using fixed point binary. Furthermore, we are able to prove that FPGA implemented GPU is able to outperform software rendered Direct3D in term of the FPS rate. The final result of the project is a rotation of 3D polygon where we are able to perform translation, rotation speed control, eye point control and look to point control.

## ABSTRAK

Semenjak kebelakangan ini, terdapat banyak kajian untuk membuktikan keberkesanan pengaplikasian GPU ke dalam FPGA. Selain daripada itu, GPU berteknologi saluran paip tetap adalah teknologi yang digemari oleh pembekal-pembekal kad grafik yang ternama, seperti AMD dan nVidia. Fenomena ini telah menjadi pendorong utama untuk kita mendapat idea untuk memilih GPU berteknologi saluran paip tetap untuk diimplikasikan ke dalam FPGA. Dalam project ini, GPU bersaluran paip tetap diaplikasikan ke dalam Altera Cyclone II FPGA. 12 koordinat akan mengalami siri transformasi saluran paip tetap untuk memperolehi sebuah poligon 3 dimensi yang merupai piramid. Salah satu unsur yang paling penting dalam project ini adalah dalam modul raster. Modul raster FPGA ini tidak memerlukan buffer. Oleh itu, buffer yang ada dalam sistem ini boleh digunakan untuk tujuan lain. Dalam sistem ini, binari titik tetap digunakan untuk pelaksanaan arimetik floating point. Secara keseluruhannya, kami dapat membuktikan bahawa GPU FPGA mampu menghasilkan FPS dengan lebih cepat berbanding dengan teknologi pemprosesan 3 dimensi grafik perisai yang menggunakan Direct3D. Hasil di akhir projek ini adalah sebuah putaran poligon 3 dimensi di mana kita mampu melakukan penterjemahan, pengawalan kelajuan putaran, pengawalan ke titik penglihatan mata dan pengawalan melihat ke titik objek.

## TABLE OF CONTENTS

CHAPTER	TITLE	PAGE
	<b>DECLARATION</b>	ii
	<b>DEDICATION</b>	iii
	<b>ACKNOWLEDGEMENT</b>	iv
	<b>ABSTRACT</b>	v
	<b>ABSTRAK</b>	vi
	<b>TABLE OF CONTENTS</b>	vii
	<b>LIST OF TABLES</b>	x
	<b>LIST OF FIGURES</b>	xi
	<b>LIST OF SYMBOLS</b>	xiv
	<b>LIST OF ABBREVIATIONS</b>	xv
	<b>LIST OF APPENDICES</b>	xvi
<b>1</b>	<b>INTRODUCTION</b>	1
	1.1 Project Background	1
	1.2 Problem Statement	2
	1.3 Objectives	2
	1.4 Scope of Study	2
<b>2</b>	<b>BRIEF THEORY AND LITERATURE REVIEW</b>	4
	2.1 Brief Theory	4
	2.2 LITERATURE REVIEW	7
	2.2.1 An FPGA-based 3D Graphics System	7
	2.2.2 3D wireMesh Generator	8
	2.2.3 Triangle Rasterization using Barycentric Coordinate	9
	2.2.4 High Performing Computing Using FPGAs	10

	2.2.5 Comparing FPGAS to Graphics Accelerators and The Playstation 2	12
<b>3</b>	<b>METHODOLOGY</b>	14
3.1	Model coordinate	15
3.2	World Coordinate	16
3.3	View Transform	17
3.4	Projective Transform	18
3.5	Screen-space transform	20
3.6	Rasterization	20
3.7	Hardware and software Development Tools	21
<b>4</b>	<b>FIXED PIPELINE GPU ON FPGA</b>	22
4.1	Fixed Pipeline GPU	22
4.1	VGA controller and The FPGA clocking mechanism	22
4.2	ASM Flowchart	23
4.3	FBD DU AND CU	25
4.4	RTL CS	27
4.5	S1 – Transformation Module	27
	4.5.1 Rotation and Translation module	28
	4.5.2 View Transformation module	28
	4.5.3 Projective Transformation Module	28
	Screen-space Transformation module	29
4.6	S2 – View_Prop_module	29
	4.6.1 Square-root module	33
4.7	S3 – Calc_M_C module	35
4.8	S4 – DRAWLINES (Rasterization module)	37
<b>5</b>	<b>RESULT AND DISCUSSION</b>	38
5.1	FPGA control input	38
5.2	FIXED PIPELINE GPU USING DIRECT3D RENDERING	39
5.2	FPGA GPU performance	39
5.3	Output Result	42

<b>6</b>	<b>CONCLUSION AND FUTURE WORKS</b>	46
6.1	Conclusion	46
6.2	Future Work	47
	<b>REFERENCES</b>	49
	Appendix A	50



**LIST OF TABLES**

<b>TABLE NO.</b>	<b>TITLE</b>	<b>PAGE</b>
2.1	Binary fixed point representation	8
2.2	Features of FPGAs, Sony, PlayStations and GPUs	12
4.1	RTL-CS table	27
5.1	FPGA control table	38
5.2	Estimation of FPGA GPU Performance	40
5.3	Area being utilized in FPGA	41
5.4	Modules area breakdown	41

**LIST OF FIGURES**

<b>FIGURE NO.</b>	<b>TITLE</b>	<b>PAGE</b>
2.1	Vertex	5
2.2	Triangle	5
2.3	3D model	5
2.4	Viewing Vector	5
2.5	High-level rendering pipeline	6
2.6	3D wireMesh generator flow diagram	8
2.7	3D wiremesh result	9
2.8	Historical Advancement of FPGA technology	11
2.9	Prediced chart between FPGAs and Opteron Comparison	11
2.10	Montecarlo simulation time[7]	12
3.1	3D fixed transformation pipeline	14
3.2	Model coordinates for (a) vertices and (b) rasterized vertices	15
3.3	Types of projection	18
3.4	viewing spectrum	19
3.5	Perspective Projection	19
3.6	3D Polygon	21

3.7	Altera Cyclone DE2 Board	21
4.1	Fixed Pipeline GPU	22
4.2	VGA controller timing model	23
4.3	ASM FLOW CHART	25
4.4	DU and CU	26
4.5	View_prop DFG stage 1	30
4.6	View_Prop DFG stage 2	31
4.7	View_prop DU	31
4.8	view_prop simulation diagram	32
4.9	Square root ASM	33
4.10	Square root function simulation diagram	34
4.11	calc_m_c DFG	35
4.12	calc_line simulation diagram	36
4.13	Drawline DFG	37
4.14	Drawline Simulation Diagram	37
5.1	selector switch and key switch location in FPGA	39
5.2	FPS FPGA GPU chart	40
5.3	Rotation of a pyramid polygon on the Y-axis	42
5.4	Translation of a pyramid polygon on X - axis	42
5.5	Translation of a pyramid polygon on Y - axis	43
5.6	Eye Point Y transformation	43
5.7	Eye Point X transformation	44

5.8	Look at point X transformation	44
5.9	Look at point Y transformation	45

**LIST OF SYMBOLS**

$T_{px}$	-	Translation X
$T_{py}$	-	Translation Y
$T_{pz}$	-	Translation Z
$S_x$	-	Scaling X
$S_y$	-	Scaling Y
$S_z$	-	Scaling Z
$R_x$	-	Rotation X
$R_y$	-	Rotation Y
$R_z$	-	Rotation Z
$S_z$	-	Scaling Z
$u$	-	Right vector
$v$	-	Up vector
$n$	-	View direction vector
$M_{view}$	-	View Matrix
$M_{proj}$	-	Projective Matrix
$M_{screen}$	-	Screen-space Matrix
$\theta$	-	Theta, degrees

## LIST OF ABBREVIATIONS

3D	-	Three Dimension
ASM	-	Algorithmic State Machine
CRT	-	Cathode Ray Tube
FPGA	-	Field-Programmable Gate Array
GPU	-	Graphical Processing Unit
PC	-	Personal Computer
PLL	-	Phase-locked Loop
PS2	-	Play Station 2
RAM	-	Random-access memory
ROM	-	Random-only memory
RTL-CS	-	Register Transfer Level – Control Signal
VGA	-	Video Graphic Array

**LIST OF APPENDICES**

<b>APPENDIX</b>	<b>TITLE</b>	<b>PAGE</b>
A	List of files included in attached CD	46

## **CHAPTER 1**

### **INTRODUCTION**

#### **1.1 Project Background**

In this era, 3D technology is becoming increasingly important in all kind of aspect, as more and more applications are using 3D technology ranging from medical devices, entertainment, portable devices down to specific types of research application. In order to get a good 3D processing throughput, various methods of GPU has been developed for example, cell based GPU (Intel's Larabees and PS3) and parallel fixed pipeline GPU which is widely being used by NVIDIA and AMD.

Fixed pipeline 3D GPU is a very common technique used by most current graphics cards today, although the number of pipeline stages varies among the graphics card, however, the fundamental concept remains the same. By definition, 3D pipeline is a series of processes that must be executed on a collection of model to generate 2D representation of the scene.

FPGA or field programmable Gate Array can be designed to behave just like a GPU. Due to the cost of FPGAs, it is still considerable expensive compared to common graphics cards. However, as the technology advances, the cost of the FPGA is becoming more affordable. By using FPGA, performance can be scaled up tremendously with the cost of more complex design and longer development time, not to mention that we can now get FPGAs that are relatively affordable.



In this project, we are targeting to design a 3D fixed pipeline transformation or in other words a simplified version of GPU into FPGA. By doing this, we are targeting to be able to speed up the 3D transformation speed as compared to a software rendered transformation by using a PC.

## **1.2 Problem Statement**

3D transformation on software is found to be often slow and time consuming. Thus, hardware acceleration for 3D transformation is crucial. In this work, an accelerated 3D transformation hardware based on GPU will be developed to increase the performance of 3D rendering when compared to software rendering. The hardware design is to be implemented on FPGA so that it can be implemented on other system-on-chip.

## **1.3 Objectives**

The objective of this project is to implement a fixed pipeline GPU on Altera DEII FPGA board, the end result is to be displayed on a display monitor. Below are the three main objectives of this project.

- i. To implement 3D transformation capabilities on Altera DEII FPGA board.
- ii. Final result is to be displayed on a display monitor.
- iii. To speed up the 3D transformation algorithm using the Altera DEII board compared to the software rendering of Direct3D.

## **1.4 Scope of Study**

This project requires an in-depth understanding on the 3D transformation pipeline and its process. It also requires a very good knowledge on verilog and FPGA

code in order to implement it successfully on FPGA. Basically, the scope of this study can be categorized as below:

1. Design a fixed pipeline GPU consisting of world transformation -> view transformation -> projective transformation -> screen-space transformation -> rasterization,
2. Implement the 3D transformation algorithm using Verilog that consists of the unit module and scheduler.
3. To be able to display the end result of the 3D transformation polygon on a display monitor, in order to archive this, a VGA controller needs to be created and implemented on the FPGA.

## REFERENCES

- Niklas Knutsson (2005), AN FPGA-based 3D Graphics System, *Master's thesis completed in Electronics Systems, Linköping*,
- Manisha Singh and Sahil Aror (2007), 3D WireMesh Generator, *ECE576 Final Project, Cornell University*
- Prasanna Sundararajan (2010), High Performance Computing Using FPGAs, *WP375 (v1.0) September 10, XILINX*
- Keegan McAllister and Shirley (2007), Triangle rasterization using barycentric coordinate, October 23, 2007
- F.Bensaali A.Amira A.Bouridane (2003), An FPGA Based Coprocessor for 3D Affine Transformations, Field-Programmable Technology (FPT), *Proceedings. 2003 IEEE International Conference, page 288-p291*
- Shuli Gao, Dhamin Al-Khalili, Noureddine Chabini (2009), Two Level Decomposition Based Matrix Multiplication for FPGAs, *Electronics, Circuits, and Systems, ICECS 2009. 16th IEEE International Conference, p427-p430*
- Lee W. Howes, Paul Price, Oskar Mencer, Olav Beckmann, Oliver Pell (2006), Comparing FPGAs to Graphics Accelerators and the Playstation 2 using a Unified Source Description, *Field, Programmable Logic and Applications, FPL '06. International Conference, pg1-p6*
- Colin Flanagan, DDR algorithm and barsenham line drawing algorithm, <http://www.cs.helsinki.fi/group/goa/mallinnus/lines/>
- Dr John Loomis, TDE2 Digital Lab Project (VGALAP3), [www.johnloomis.org](http://www.johnloomis.org)
- directxtutorial, The Ultimate DirectX tutorial, [www.directxtutorial.com](http://www.directxtutorial.com)

## **Appendix A**

### **List of Files included in the attached CD**

1. Verilog Top level entity “MASTER\_FPGA”
  - a. master\_fpga.qpf – Master FPGA project File
  - b. master\_fpga.sof – sof file to be programmed on FPGA
  - c. Presentation slides – Project II presentation slides and video.