Universiti Teknologi Malaysia Institutional Repository

Design for testability I: from full scan to partial scan

Chia, Yee Ooi (2008) Design for testability I: from full scan to partial scan. In: Advances In Microelectronics. Penerbit UTM, Skudai, Johor Bahru, pp. 94-121. ISBN 978-983-52-0654-2

[img] PDF (Fulltext)
1MB

Abstract

It is important to check whether the manufactured circuit has physical defects or not. Else, the defective part may adversely affect the circuit's functioning. The checking process is called testing or manufacturing test. In other words, manufacturing test is an important step in VLSI realization process. Figure 6.1 shows the process. As can be seen in Figure 6.1, there is a stage called test development where it basically consists of three activities; test generation, fault simulation and design for testability implementation. Test generation is a method of generating an input sequence that can distinguish between good chip and defective chip when the input sequence (test sequence) is applied to the chip using a tester. Fault simulation is a step of simulating circuits in the presence of faults. This step is used to evaluate the quality of a set of test sequence by indicating the fault coverage of the test sequence applied to a circuit.

Item Type:Book Section
Subjects:T Technology > T Technology (General)
Divisions:Others
ID Code:31036
Deposited By: Liza Porijo
Deposited On:02 May 2013 04:23
Last Modified:03 Aug 2017 00:43

Repository Staff Only: item control page