Md. Yusof , Zulkifli and Hani, Mohamed Khalil and Shaikh Husin, Nasir and Marsono, Muhammad Nadzir (2008) Iterative RLC models for interconnect delay optimization in VLSI routing algorithms. In: Advances In Microelectronics. Penerbit UTM, Skudai, Johor Bahru, pp. 83-93. ISBN 978-983-52-0654-2
![]() |
PDF (Fulltext)
623kB |
Abstract
Buffer insertion (van Ginneken, 1990), and wire-sizing techniques (Lillis, Cheng and Lin, 1996) have been widely used to minimize global interconnect delay path between interconnect source and sink points. These techniques rely on delay models (Pileggi, 1995) to estimate buffer insertion points – from simple first order linear model (Elmore, 1948) to more complex moment matching techniques (Ismail, Friedman and Neves, 1999a). Thus, interconnect analysis and modeling is of paramount importance in realizing a successful global interconnect routing. For effective buffer insertion point estimation, both source-to-sink and sink-tosource delay estimation may be used (Shaikh-Husin and Khalil- Hani, 2007). As VLSI fabrication technology scales to smaller feature sizes and larger layout areas, global interconnect delay increasingly dominates device delay (Bakoglu, 1990).
Item Type: | Book Section |
---|---|
Subjects: | T Technology > TK Electrical engineering. Electronics Nuclear engineering |
Divisions: | Electrical Engineering |
ID Code: | 31035 |
Deposited By: | Liza Porijo |
Deposited On: | 02 May 2013 02:55 |
Last Modified: | 03 Aug 2017 00:42 |
Repository Staff Only: item control page