Universiti Teknologi Malaysia Institutional Repository

CODESL:A framework for system-level modelling, co-simulation and design-space exploration of embedded systems based on system-on-chip

Mohd. Hani, Mohamed Khalil and Marsono, Muhammad Nadzir and Y. W., Hau (2010) CODESL:A framework for system-level modelling, co-simulation and design-space exploration of embedded systems based on system-on-chip. In: ISMS 2010 - UKSim/AMSS 1st International Conference on Intelligent Systems, Modelling and Simulation, 2010, Liverpool, United Kingdom.

[img] PDF
68Kb

Official URL: http://dx.doi.org/10.1109/ISMS.2010.87

Abstract

This paper presents CODESL, a SystemC-based hardware-software co-design and co-simulation framework for embedded systems based on system-on-chip (SoC). This modelling platform, which works at Electronic System Level (ESL), enables early system functionality verification, as well as algorithm exploration before the final implementation prototype is available. It can validate the behaviour for both the hardware and the software modules of the embedded SoC, as well as the interaction between them with timed/cycleaccuracy. In addition, the platform also facilitates architecture exploration that assists the system designer in finding the best hardware-software partitioning. Results show that the proposed platform is capable of estimating the system execution cycle count within 5% deviation compared to the RTL deployment model for complex SoC embedded systems.

Item Type:Conference or Workshop Item (Paper)
Uncontrolled Keywords:electronic system level, embedded system, systemc, hardware/ software co-design and co-simulator
Subjects:T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions:Electrical Engineering
ID Code:27111
Deposited By: Liza Porijo
Deposited On:27 Jul 2012 07:09
Last Modified:27 Jul 2012 07:09

Repository Staff Only: item control page