

USB SOFT CORE WITH ALTERA NIOS PROCESSOR

CHEAH CHEE TEONG

A project report submitted in partial fulfillment of the  
requirements for the award of the degree of  
Master of Engineering (Computer and Microelectronic System)

Faculty of Electrical Engineering  
Universiti Teknologi Malaysia

NOVEMBER 2007

To my beloved wife  
and son  
who was born during the study of this course

## ACKNOWLEDGEMENT

In preparing this project, there are many people that have helped me directly or indirectly in getting the right resources. First of all, I would like to express my sincere appreciation to my project supervisor, Professor Madya Muhamad Mun'im bin Ahmad Zabidi, who has tirelessly giving his support to me over the last one and a half year. He have been very understanding, given a lot of motivation and encouragement on ideas, propose solution in preparation of this project.

I would also like to thank Steve Fielding, the designer of the usbHostSlave, which has been posted in Opencores, that enable me to download and work on the IP. Steve is also very helpful in response to my questions regarding PHY design, and the use of the Santa Cruz connector on the Excalibur Development board.

My sincere appreciation also extends to all my colleagues and others who have provided assistance at various occasions. Unfortunately, it is not possible to list all of them in this limited space. I am grateful to all my family members, who have supported me during the completion of this project.

## ABSTRACT

This objectives of this project learning the process of implementing an System-on-Chip (SoC) using the Altera development board. The chosen board is the Excalibur board which consists of the APEX 20KE200 FPGA. Besides this, Quartus II software is needed as the platform for the development of this project. USB was used as example soft core component to be added to the SoC with the IP obtained from the Opencores web site. As the Nios the system uses the Avalon bus system, while the USB IP core is built for Wishbone bus system, a bridge which allows the both bus systems to communicate was required. This project succeeded in proving the functionality of the bridge. The USB core can either be programmed as Host or Slave. For the USB to communicate to the outside world, physical (PHY) layer circuit was required. The PHY chip used was the Fairchild USB1T11A. To build the PHY printed circuit board (PCB), the Santa Cruz connector located on the Altera development board was used. The PHY circuitry was built on a PCB which was then plugged into the Santa Cruz connector. The final task for the project was testing the USB driver.

## ABSTRAK

Objektif projek adalah untuk mempelajari proses pembangunan System-on-Chip (SoC) dengan menggunakan papan pembangunan Altera. Papan yang dipilih adalah papan Excalibur yang menggunakan FPGA APEX 20KE200. Disamping itu, perisian Quartus II diperlukan sebagai pelantar bagi pembangunan sistem projek ini. USB dipilih sebagai komponen teras lembut yang akan dikaji dengan menggunakan IP yang didapati dari laman web Opencores. Disebabkan mikropemproses Nios menggunakan sistem bus Avalon, sedangkan teras IP USB menggunakan sistem bus Wishbone, satu titi yang dapat menghubungkan Wishbone dengan Avalon diperlukan. Projek telah berjaya membuktikan fungsi titi tersebut. Teras USB ini boleh dijadikan sebagai *Host* atau *Slave*. Untuk USB ini berkomunikasi dengan dunia luar, litar fizikal (PHY) diperlukan. Komponen PHY yang digunakan adalah komponen USB Fairchild USB1T11A. Untuk membina litar PHY ini, penyambung Santa Cruz yang ada pada papan pembangunan Altera ini digunakan. Litar PHY ini dibina pada papan litar bercetak yang kemudiannya akan disambungkan pada penyambung Santa Cruz. Langkah terakhir merupakan pengujian pemacu USB.

## TABLE OF CONTENTS

<b>CHAPTER</b>	<b>TITLE</b>	<b>PAGE</b>
	<b>DECLARATION</b>	ii
	<b>DEDICATION</b>	iii
	<b>ACKNOWLEDEMENT</b>	iv
	<b>ABSTRACT</b>	v
	<b>ABSTRAK</b>	vi
	<b>TABLE OF CONTENTS</b>	vii
	<b>LIST OF TABLES</b>	ix
	<b>LIST OF FIGURES</b>	x
	<b>LIST OF ABBREVIATIONS</b>	xii
	<b>LIST OF APPENDICES</b>	xiii
<b>1</b>	<b>INTRODUCTION</b>	1
	1.1 Background	1
	1.2 Literature Research	2
	1.3 Objectives	2
<b>2</b>	<b>THEORY AND METHODOLOGY</b>	4
	2.1. Universal Serial Bus	4
	2.1.1. USB Connector	5
	2.1.2. Electrical	7
	2.1.3. Speed Identification	7
	2.1.4. USB Protocols	8
	2.2 Excalibur Development Board	9
	2.3 USB IP Core	11
	2.3.1 Architecture	11
	2.3.2 USB Core Operation	13

	2.4	Avalon Bus	15
	2.4.1.	Features of Avalon Bus	15
	2.4.2.	Avalon Peripherals & Avalon Switch Fabric	16
	2.5	High level System Design	18
<b>3</b>		<b>PROJECT CONSTRUCTION</b>	<b>19</b>
	3.1.	The USB IP core	20
	3.2.	Building the Nios System	22
	3.2.1.	Add new USB Component in SOPC	23
	3.2.2.	Nios System	26
	3.3.	Pin Assignment	28
	3.4.	USB PHY	30
	3.4.1.	USB PHY with Fairchild USB1T11A	30
	3.4.2.	USB PHY with MAXIM 3456E	32
<b>4</b>		<b>RESULT</b>	<b>33</b>
<b>5</b>		<b>DISCUSSION AND CONCLUSION</b>	<b>35</b>
<b>6</b>		<b>FUTURE WORKS</b>	<b>37</b>
		<b>REFERENCES</b>	<b>39</b>
		Appendices A - N	40-95

**LIST OF TABLES**

<b>TABLE NO.</b>	<b>TITLE</b>	<b>PAGE</b>
2.1	USB Pins , Colour and Functions	6
3.1	RTL directories	20
3.2	Signal mapping of Wishbone to Avalon bus	20
3.3	RTL directories and files listing	21
3.4	Pin Assignment of USB Host	29



## LIST OF FIGURES

<b>FIGURE NO.</b>	<b>TITLE</b>	<b>PAGE</b>
2.1	Type A & B USB Connector	6
2.2	Full Speed Device with pull up resistor connected to D+	7
2.3	Low Speed Device with pull up resistor connected to D-	8
2.4	Graphic Picture of APEX Development Board	10
2.5	Drawing of Nios Development Board with Label	10
2.6	Architecture of USB Core	12
2.7	Typical USB Host Slave System	13
2.8	Example Avalon System	17
2.9	High Level Design of the Nios System with USB Core	18
3.1	Top Level RTL view of the usbHostSlave module.	22
3.2	Component Editor from SOPC	23
3.3	Component Editor shows the Signals	24
3.4	Component Editor shows the Interfaces	24
3.5	Component Editor shows the Read and Write Waveforms	25
3.6	Component Editor shows Component Wizard	25
3.7	usbHostSlaveAvalonWrap can be selected from SOPC builder from the User Logic Group	26
3.8	usb_0 setup in the Nios System	27
3.9	Nios System Setting	27
3.10	Nios System Block Diagram with pins assigned with USB Core built	28
3.11	tcl scripting for pin assignment	29
3.12	PHY Schematic with Faichild USB1T11A	30
3.13	Fairchild USB1T11A Pins Assignment	31
3.14	USB PHY Daughter Card	31
3.15	Buffer with MAXIM 3456	32

3.16	USB PHY Design with MAXIM 3456E	32
4.1	Project Milestone	33
4.2	Testing in progress	33
4.3	Screen shot of Host Testing	34

## LIST OF ABBREVIATIONS

RISC	-	Reduced Instructions Set Computer
FPGA	-	Field Programmable Gate Array
DSP	-	Digital Signal Processing
SOC	-	System on Chip
UART	-	Universal Asynchronous Receiver Transmitter
DAC	-	Digital Analog Converter
ADC	-	Analog Digital Converter
USART	-	Universal Synchronous Asynchronous Receiver Transmitter
ARM	-	Advanced RISC Microprocessor
USB	-	Universal Serial Bus
DMA	-	Direct Memory Access
SOPC	-	System On Programmable Chip
IP	-	Intellectual Property
Mbps	-	Mega bits per second
CRC	-	Cyclic Redundancy Check
NRZI	-	Non Return to Zero Inverted
FIFO	-	First In First Out
PHY	-	Physical Layer
SDK	-	Software Development Kit
CPU	-	Central Processing Unit
PLD	-	Programmable Logic Devices

**LIST OF APPENDICES**

<b>APPENDIX</b>	<b>TITLE</b>	<b>PAGE</b>
A	Tutorial 1 – Simple Decoder	40
B	PHY Schematic	42
C	Santa Cruz Connector Connections	43
D	Bill of Material for PHY Circuit	44
E	Fairchild USB1T11A USB Transceiver	45
F	MAXIM 3456E USB Transceiver	47
G	Full Pin Assignment Listing	52

## **CHAPTER 1**

### **INTRODUCTION**

#### **1.1. Background**

In today's technology trend, Design and Reuse (D&R) is the current trend of technology with the implementation of IP core based SoC Design. The Altera FPGA is widely used as the programmable device to support the D&R. This is even more convenient with the development of System on Programmable Chip (SOPC) where Altera is leading the industry with its FPGA chips and the Quartus Application tools.

The Altera Nios is 32-bit softcore RISC processor that is optimized for Altera field-programmable gate array (FPGA) devices. It is a powerful embedded processor and is mainly used to control reconfigurable circuits running on the Altera FPGA.

A USB core is quite useful to implement a system-on-chip (SoC) that can connect to a wide variety of devices.

## 1.2. Literature Research

The availability of open source intellectual property (IP) cores such as those archived by OpenCores is a step in this direction. Most of the open source cores are designed for Wishbone SoC bus compatibility. Some work will be needed to make the open-source cores to work seamlessly with the Avalon bus present in Nios.

## 1.3. Objective

The main objective of the project is to **implement USB soft core on Avalon Bus for Altera Nios Processor.**

In more details, it can be illustrated as below:

- Implement USB softcore on Avalon bus
- Configure the USB softcore in FPGA using the Altera development board with Nios processor
- Perform USB communication testing with external device

For academic learning the objective is to implement a USB softcore, like those that can be downloaded from the OpenCores, normally in Wishbone Bus, on a Nios Processor which has Avalon Bus.

One of the ways to do is to connect the USB softcore with Wishbone Bus to a bridge to Avalon Bus. However, since this is an academic project, with the objective to learn about SOC, this is perfectly a project that can provide the learning towards learning SOC, Embedded System, IP cores, USB as well as software development for Embedded System.

In order to complete this project, there are a few skills that need to be acquired.

These skills are:

- Understanding of the APEX Development Board
- Using Quartus II/SOPC in instantiation of the Nios System
- Familiarization in using the SDK
- Understanding of the Avalon Bus
- Understanding of the USB

## REFERENCES

- *Altera Nios Embedded Processor Development Board Data Sheet*, July 2003, ver. 2.2
- *Altera System-on-a-Programmable-Chip Development Board User Guide*, March 2000, ver 1.0
- *Altera Avalon Interface Specification*, April 2005
- Rudolf Usselmann, *OpenCores SoC Bus Review*, Rev. 1.0 January 9, 2001
- Rudolf Usselmann, *USB Function IP Core*, Rev. 1.5 January 27, 2002
- *USB 2.0 Transceiver Macrocell Interface (UTMI) Specification Version 1.05* 3/29/2001 ©1999-2001 Intel Corporation
- *Nios Development Kit, APEX Edition, Getting Started User Guide Document* Version: 3.1 Document Date: July 2003
- *Nios Software Development Tutorial*, Document Version: 1.3 Document Date: July 2003
- *Quartus II Handbook, Chapter 5 Component Editor* from [http://www.altera.com/literature/hb/qts/qts\\_qii54005.pdf](http://www.altera.com/literature/hb/qts/qts_qii54005.pdf)
- USB 2.0 Specification, from <http://www.usb.org/developers/docs/>
- *NIOS Online Documentation* from <http://www.pads.uwaterloo.ca/ece324/protected/labsw2002/nios/nios.html>
- USB in a Nutshell, from <http://www.beyondlogic.org/usbnutshell/usb1.htm>
- Steve Fielding, *USBHostSlave IP Core Specification*, Rev. 1.1 October 13, 2006, from Opencores.org