Lee, Siaw Chen (2009) SoC test scheduling algorithm using enhanced rectangle packing. Masters thesis, Universiti Teknologi Malaysia, Faculty of Electrical Engineering.
Restricted to Repository staff only
PDF (Table of Contents)
PDF (1st Chapter)
The System-on-Chip (SoC) test scheduling algorithm based on rectangle packing was previously proposed by Iyengar et al. in 2002. This method had been proven its effectiveness on SoC test application time optimization. Xia et al. further improve the flexibility of rectangle packing approach by implementing the distributed rectangle binpacking approach which allows core wrapper pins from one particular core to be assigned to non-consecutive SoC Test Access mechanism (TAM) through vertical partitioning of core rectangles. However, the above mentioned methods still result in significant idling time. Therefore, this project proposes a new scheduling method, namely the enhanced rectangle packing, which is an extension to the original rectangle packing and distributed rectangle packing. The proposed algorithm horizontally partitioned the core rectangles to obtain rectangles of smaller size for idling time reduction, which in turn successfully shorten the total test application time for a SoC. Experimental results conducted on ITC’02 SoC test benchmark circuits show the effectiveness of the enhanced rectangle packing algorithm in reducing SoC test application time for up to 6% in maximum.
|Item Type:||Thesis (Masters)|
|Additional Information:||Thesis (Sarjana Kejuruteraan Elektrik (Elektrik-Elektronik dan Telekomunikasi)) - Universiti Teknologi Malaysia, 2009; Supervisor : Dr. Ooi Chia Yee|
|Uncontrolled Keywords:||systems on a chip(SOC), test access mechanism(TAM)|
|Subjects:||T Technology > TK Electrical engineering. Electronics Nuclear engineering|
|Deposited By:||Kamariah Mohamed Jong|
|Deposited On:||08 Aug 2012 02:00|
|Last Modified:||08 Aug 2012 02:03|
Repository Staff Only: item control page