Universiti Teknologi Malaysia Institutional Repository

Optimizing multi-constraint VLSI interconnect routing

Mohd. Hani, Mohamed Khalil and Marsono, Muhammad Nadzir and Shaikh Husin, Sheikh Nasir and Md. Yusof, Zulkifli (2009) Optimizing multi-constraint VLSI interconnect routing. In: 12th International Symposium on Integrated Circuits (ISIC - 2009) , 2009, Suntec Singapore International Convention Centre.

Full text not available from this repository.


Buffer insertion and wire-sizing in very large scale integrated circuit interconnect routing are multi-constraint optimization problem, optimizing constraints such as delay, skew, area, and power. This paper proposes a multi-constraint VLSI interconnect routing technique, called MCRouting, that optimizes different constraints such as delay and buffer area through simultaneous wire-sizing and buffer insertions. A look-ahead method is used to simultaneously estimate the constraints of several routes. The principle of non-dominance is used to minimize routing search space. Path length method is used to select routes within predefined constraint bounds. Simulation results show than the proposed technique could handle multiple routing constraints. However, it requires longer simulation time compared to single-constraint routing with the total time in order of seconds.

Item Type:Conference or Workshop Item (Paper)
Subjects:T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions:Electrical Engineering
ID Code:15532
Deposited By: Mrs Liza Porijo
Deposited On:30 Sep 2011 09:43
Last Modified:30 Sep 2011 09:43

Repository Staff Only: item control page