Universiti Teknologi Malaysia Institutional Repository

A nonscan design-for-testability method for register-transfer-level circuits to guarantee linear-depth time expansion models

Fujiwara, Hideo and Iwata, Hiroyuki and Yoneda, Tomokazu and Ooi, Chia Yee (2008) A nonscan design-for-testability method for register-transfer-level circuits to guarantee linear-depth time expansion models. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 27 (9). pp. 1635-1644. ISSN 0278-0070

Full text not available from this repository.

Official URL: http://dx.doi.org/10.1109/TCAD.2008.927765

Abstract

This paper presents a nonscan design-for-testability (DFT) method for register-transfer-level (RTL) circuits. We first introduce the tk notation to analyze the test generation complexity, as well as two classes of sequential circuits, namely: 1) the combinationally testable class and 2) the acyclically testable class. Then, we introduce a new class of linear-depth time-bounded circuits as one of the acyclically testable classes. The linear-depth time-bounded testability guarantees that the number of time frames required for any testable fault is bounded by a linear function of the number of flip-flops in the circuit during the test generation process. As one of the linear-depth time-bounded classes, we introduce a new class of RTL circuits, called the cycle-unrollable RTL circuits, which is shown to be linear depth time bounded. We propose a DFT method to make RTL circuits cycle unrollable and a test generation method for cycle-unrollable RTL circuits. Experimental results show that we can drastically reduce hardware overhead and test application time compared to the full-scan method and the method proposed by Ohtake et al Moreover, our proposed method can achieve 100% fault efficiency for gate-level single stuck-at faults in practical test generation time and allow at-speed testing.

Item Type:Article
Uncontrolled Keywords:Acyclic testability, at-speed testing, design for testability, register transfer level (RTL), test generation complexity
Subjects:T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions:Electrical Engineering
ID Code:12802
Deposited By: Mrs Liza Porijo
Deposited On:30 Jun 2011 05:21
Last Modified:30 Jun 2011 05:21

Repository Staff Only: item control page