

THE IMPACT OF FAULT CURRENT LIMITER IN POWER SYSTEM
PERFORMANCE

MOHD AIFAA BIN MOHD ARIFF

A project report submitted in partial fulfilment of the
requirement for the award of the degree of
Master in Engineering (Electrical-Power)

Faculty of Electrical Engineering
Universiti Teknologi Malaysia

NOVEMBER 2009

To my beloved mother and father
who have been my greatest teachers in life

ACKNOWLEDGEMENT

First of all, I would like to delight to the Allah S.W.T, to give me opportunity to finish my project successfully. Next, I would like to express heartily gratitude to my supervisor, Assoc. Prof. Dr. Mohd Wazir bin Mustafa for giving me full guidance towards the completion of my project from the beginning till the end.

My appreciation also goes to my family, who has been so tolerant and supports me all these years. Thanks for their encouragement, love, and emotional supports that they had given to me.

Next, I would like to extend my appreciation to all my friends, especially Sofia Najwa binti Ramli who were there for me and giving me advices and motivations, regardless their busy schedules. Lastly, my gratitude goes to anyone who is involved directly or indirectly in this project. There is no such meaningful word than...Thank You So Much.

ABSTRACT

Continues growth of electrical energy demand is resulting in a corresponding increase in the short circuit in power system. Several solutions have been implemented, including the use of Fault Current Limiter (FCL), in order to reduce circuit breakers rated capacity and to limit the electromagnetics stress in associated equipment. This project presents a comprehensive study of the impact of fault current limiter in power system performance. The FCL use for this study is solid-state type because it has advantages in term of flexibility and control over superconducting type. In order to evaluate the impact of fault current limiter in power system performance, simulation model of power system performance with solid-state FCL are used. For simulation model development, MATLAB Simulation Tools: SIMULINK software is used. A distribution system fed from single source is used to assess the impact of FCL to power system performance. The FCL is evaluated in term of its performance in limiting fault current from about 50 kA to a lower value of 1.7 kA. Results show that the solid-state FCL is effective for reducing short circuit currents up to 98% and also can be used to protect busbars from voltage sag when the system is subjected to various types of faults.

ABSTRAK

Perkembangan pesat terhadap permintaan tenaga elektrik telah menyebabkan peningkatan arus kerosakan di dalam sistem kuasa. Pelbagai jalan penyelesaian telah dilaksanakan, termasuk penggunaan penghad arus kerosakan, untuk mengurangkan kapasiti pemutus litar dan menghadkan tekanan elektromagnetik pada peralatan yang berkenaan. Projek ini membentangkan tentang kajian lengkap terhadap kesan penggunaan penghad arus kerosakan pada prestasi sistem kuasa. Jenis penghad arus kerosakan yang digunakan dalam projek ini adalah penghad arus kerosakan keadaan tepu kerana ia lebih fleksibel dan lebih kawalan berbanding penghad arus kerosakan jenis konduktor lampau. Untuk menilai prestasi sistem kuasa, model simulasi sistem kuasa dengan penghad arus kerosakan keadaan tepu akan digunakan. Untuk pembangunan model simulasi, perisian MATLAB Simulation Tools: SIMULINK akan digunakan. Sebuah sistem pengagihan yang mendapat bekalan elektrik daripada satu sumber digunakan utk menilai kesan penghad arus kerosakan terhadap prestasi sistem kuasa. Prestasi penghad arus kerosakan akan dinilai berdasarkan kebolehan menghad arus kerosakan daripada 50 kA kepada nilai yang lebih kecil iaitu 1.7 kA. Hasil kajian menunjukkan bahawa penghad arus kerosakan mampu menghad arus kerosakan sehingga 98% dan dapat mengurangkan lenturan voltan semasa kerosakan berlaku pada sistem kuasa.

TABLE OF CONTENTS

CHAPTER	TITLE	PAGE
	DECLARATION	i
	DEDICATION	ii
	ACKNOWLEDGEMENT	iii
	ABSTRACT	iv
	ABSTRAK	v
	TABLE OF CONTENTS	vi
	LIST OF TABLE	ix
	LIST OF FIGURES	x
	LIST OF ABBREVIATIONS	xii
	LIST OF APPENDICES	xiii
1	INTRODUCTION	1
	1.1 Introduction	1
	1.2 Project Background	2
	1.3 Problem Statement	4
	1.4 Project Objective	5
	1.5 Project Scope	5
	1.6 Thesis Organization	6

2	FAULT CURRENT LIMITER	7
	2.1 Introduction	7
	2.2 What is Fault Current Limiter?	7
	2.3 The Role of a Fault Current Limiter	8
	2.4 Types of Fault Current Limiter	10
	2.4.1 Fast Interrupting Device	10
	2.4.2 Fault Current Limiting Device	11
	2.4.3 Fault Current Limiting and Limiting Device	14
	2.5 Recent Research of Fault Current Limiter	15
	2.6 Summary	17
3	SOLID STATE FAULT CURRENT LIMITER	18
	MODELING	
	3.1 Introduction	18
	3.2 Basic Configuration	19
	3.3 Simulation Model of FCL	21
	3.4 SSFCL Mode of Operation	21
	3.5 SSFCL Control Strategies	24
	3.6 Model Verification	27
	3.7 Power System with SSFCL	29
	3.8 Summary	31
4	RESULTS AND DISCUSSION	32
	4.1 Introduction	32
	4.2 Fault Current Limitation	32
	4.2.1 Single Line to Ground Fault	33
	4.2.2 Phase to Phase Fault	35
	4.2.3 Double Line to Ground Fault	36
	4.2.4 Three Phase Fault	38
	4.2.5 Discussion	39
	4.3 Voltage Sag Mitigation	40

	4.3.1	Single Line to Ground Fault	40
	4.3.2	Phase to Phase Fault	42
	4.3.3	Double Line to Ground Fault	43
	4.3.4	Three Phase Fault	45
	4.3.5	Discussion	46
	4.4	Summary	46
5		CONCLUSION AND FUTURE RECOMMENDATION	48
	5.1	Conclusion	48
	5.2	Future Developments	49
6		REFERENCES	50
		Appendices A-C	52-59

LIST OF TABLES

TABLE NO.	TITLE	PAGE
4.1	SSFCL operation in radial system	33

LIST OF FIGURES

FIGURE NO.	TITLE	PAGE
1.1	Responses from CIGRE WG A3.16 questionnaire survey	3
2.1	Simple power network	8
2.2	Simple power network with FCL	9
2.3	Solid-state circuit breaker	11
2.4	Basic arrangement for tuned circuit impedance current limiters	12
2.5	Typical superconducting fault current limiter	13
2.6	The solid-state fault current limiter	14
2.7	Basic structure of FCLID	15
3.1	Basic arrangement of solid-state FCL	19
3.2	Simulation model of FCL	22
3.3	Operational behavior of ideal SSFCL	23
3.4	Behavior of thyristor 0, 1, 4, 5, 8, and 9	23
3.5	Block diagram of SSFCL control system	24
3.6	Synchronization of six pulses	25
3.7	SSFCL control system	26
3.8	Synchronized 6-Pulse Generator output signal	26
3.9	Synchronized 6-Pulse Generator 1 output signal	27
3.10	Current waveform from project	28
3.11	Current waveform from IEEE papers	28
3.12	Distribution power system fed from single source	30
4.1	System without SSFCL subjected to single line to ground fault	34
4.2	System with SSFCL subjected to single line to ground fault	34

4.3	System without SSFCL subjected to phase to phase fault	35
4.4	System with SSFCL subjected to phase to phase fault	36
4.5	System without SSFCL subjected to double line to ground fault	37
4.6	System with SSFCL subjected to double line to ground fault	37
4.7	System without SSFCL subjected to three phase fault	38
4.8	System with SSFCL subjected to three phase fault	39
4.9	Load voltage during single line to ground fault for system without SSFCL	41
4.10	Load voltage during single line to ground fault for system without SSFCL	41
4.11	Load voltage during phase to phase fault for system without SSFCL	42
4.12	Load voltage during phase to phase fault for system with SSFCL	43
4.13	Load voltage during double phase to ground fault for system without SSFCL	44
4.14	Load voltage during double phase to ground fault for system with SSFCL	44
4.15	Load voltage during three phase fault for system without SSFCL	45
4.16	Load voltage during three phase fault for system with SSFCL	46

LIST OF ABBREVIATIONS

FCL	- Fault Current Limiter
SFCL	- Superconductor Fault Current Limiter
SSFCL	- Solid-state Fault Current Limiter
FCLID	- Fault Current Limiting and Interrupting Devices
SSCB	- Solid-state Circuit Breaker
V	- Magnitude of system phase voltage
Z_{FCL}	- Impedance of current limiting reactor
I_{FCL}	- Fundamental current of fault current limiter
L_{FCL}	- Inductance of current limiting reactor
Z_{LOAD}	- Load impedance
Z_S	- Source impedance
V_S	- Voltage source
P_m	- Power of the motor
T_m	- Mechanical torque of the motor
f	- Frequency of the supply
p	- Number of poles
n	- Synchronous speed

LIST OF APPENDICES

APPENDIX	TITLE	PAGE
A	MATLAB SIMULINK interface	52
B	Simulation Model Parameter	54
C	Calculation of Mechanical Torque	59

CHAPTER 1

INTRODUCTION

1.1 Introduction

In today circumstances, rapid development of power network cause the fault current of the system increased greatly. The levels of fault current in many places have often exceeded the withstand capacity of existing power system equipment. As implication to this matter; security, stability and reliability of power system will be negatively affected. Thus, limiting the fault current of the power system to a safe level can greatly reduce the risk of failure to the power system equipment due to high fault current flowing through the system. Because of that, there is no surprise to fault current limiting technology has become a hotspot of fault protection research since this technology can limit the fault current to a low level.

In power system design view, limiting the fault current to a low level can reduce the design capacity of some electrical equipment in the power system. This will lead to the reduction to the investment cost for high capacity circuit breakers and construction of new transmission line. Consequently, from both technical and economical points of view, fault current limiting technology for reducing short circuit current is needed.

1.2 Project Background

A short circuit cannot be neglected in the power system due to numerous causes. When short circuit occurs in power system, large current will flow in the system which can cause damage to the equipment due to heating effects and electromagnetic forces. Furthermore, during fault, some point in the power system network (depending on the distance of the fault point) will experience voltage sag. This problem may cause to a complete shutdown of healthy plants connected to the network. Power utilities associate that 80-90% of their customers complaining about voltage sags problem [1].

One of the main concerns related with the continuous growth of electricity demand is the corresponding increase in short circuit currents. This matters has been discussed since early 1960s, several solutions based on different principles have been suggested and implemented [2]. Replacing existing switchgear with others of higher rating is certainly a solution this problem. This solution probably is the best to solve this matter which, solving the increment of the switchgear rating problem as well as providing for future growth. However, this is the most expensive of all the other solution and also consumes a lot of time to replace all existing switchgear which leads to reduction of power system reliability for that period of time.

Bus splitting is definitely a cheaper solution to this problem. This entails separation of sources that could possibly feed a fault by the opening of normally closed bus ties, or splitting the existing busses. This effectively reduce the number of sources that can feed a fault, but also reduces the number of sources that supply load current during normal or contingency operating conditions. However, this option may require additional changes in the operational philosophy and control methodology. Furthermore, splitting the bus has implication on network reliability.

Other conventional solution to this matter is sequential breaker tripping. Sequential tripping scheme prevent circuit breakers from interrupting excessive fault currents. If a fault is detected, a breaker upstream to the source of fault current is tripped first. This reduces the fault current seen by the breaker within the zone of protection at the location of the fault. This breaker can then open safely. One of disadvantages of the sequential tripping scheme is that it adds a delay of one breaker operation before final fault clearing. Also, opening the breaker upstream to the fault affects zones that were not originally impacted by the fault. Therefore, a better option is to use FCL.

A questionnaire was sent out in 2003 from CIGRE WG A3.16 asking about the typical structures of distribution systems, type of protection used in the networks and the need of limitation of short circuit currents in MV and HV networks [3]. Based on 53 responds from 14 different countries, 74% shows the needs for short circuit current limitation and only 26% state otherwise. Figure 1.1 shows the pie chart that represented responses from this survey.




Figure 1.1 – Responses from CIGRE WG A3.16 questionnaire survey

Over the last four decades, different types of FCLs have been under the spotlight in power protection research. In recent years, various types of FCL have been proposed and developed in many countries. Mainly two types of them are discussed most. One is superconductor fault current limiter (SFCL), the other one is solid state fault current limiter (SSFCL). This interest comes not just due to their excellent current limiting characteristics but also due to their positive contribution to the quality of supply [4]. FCLs can be effective in reducing supply outage and mitigate voltage sag on power network.

1.3 Problem Statement

Recent researches show that the implementation of FCL can be used to control the short circuit capacity of power system. Thus, a study needs to be carried out to investigate the performance of power system when using FCL in various conditions [1,5,6];

- i) Normal condition
- ii) Balanced fault condition
- iii) Unbalanced fault condition

Different types of fault can cause voltage sag to healthy busbar in power system network and FCL is the solution to mitigate this issue.

1.4 Project Objective

The objectives of this project are mentioned in the following;

- i) To review fault current limiting technologies
- ii) To develop a simulation model of SSFCL
- iii) To study the power system performance with and without FCL under normal and abnormal condition
- iv) To compare the power system performance with and without current limiter
- v) To investigate the voltage sag mitigation of the load voltage using FCL

1.5 Project Scope

The scope of this project is limited to the following works;

- i) There are two different types of FCL discussed most; Superconductor FCL and Solid-state FCL. In this project, only Solid State FCL will be discussed.
- ii) A distribution system fed from a single source radial system is used in this project.
- iii) Fault condition used in this project as following;
 - a) Single line to ground
 - b) Phase to phase fault
 - c) Double line to ground fault
 - d) Three phase to ground fault

- iv) Parameter to be monitored in this study as following;
- v) Pre-fault, fault and post-fault current
- vi) Bus bar Voltage
- vii) MATLAB r2009a: Simulink software will be use to simulate the FCL and the power system model in order to accomplish project's objectives.

1.6 Thesis Organization

This report consists of 5 chapters. In the first chapter, a general introduction about fault current limiter has been presented briefly. Then, the project background, problem statements, objectives and project scope are stated respectively.

Chapters 2, the fault current limiting technology are reviewed and the concepts of general fault current limiter explained. Additionally, the types of fault current limiter and its characteristic are highlighted. In Chapter 3, methodology of SSFCL simulation modeling is explained. This includes the SSFCL mode of operation, its control system, as well as SSFCL model verification. Subsequently, the power system model used for this study is explained at the end of this chapter. Chapter 4 discuss about the results obtained from the simulation model which has been developed in previous chapter. This chapter can be grouped into two major studies; fault current limitation and voltage sags mitigation for different types of fault occurred in power system.

Finally, Chapter 5 concluded the overall works of this project. Moreover, the future works and study are suggested briefly.